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Abstract 
 
A Telecom power supply is studied and analyzed from control system viewpoint. It consists 
of three stages: AC/DC rectifier, a backup battery, and a Telecom load. The AC/DC rectifier 
stage can be composed of paralleled DC/DC converters preceded by paralleled AC/DC 
converters. However, paralleled DC/DC converters are only considered in this thesis because 
they constitute the main dynamics in practice. A system of paralleled DC/DC converters 
operating in continuous inductor current mode with either voltage mode control or peak 
current mode control are modeled and analyzed using state-space representation. The H∞ 
control design is used in order to guarantee the robust stability and robust performance of the 
system in spite of different uncertainties. Also the H∞ loop-shaping design is used to design 
robust controllers in the presence of uncertainties. µ-analysis is used to evaluate the 
robustness of the system. Simulation results are presented to demonstrate the control design 
procedure and to compare between the two approaches presented.  
A Telecom power system can be composed of voltage-loop and current-loop subsystems. 
The multi-input-multi-output proportional-integral-derivative (PID) controller is first 
designed achieving robust stability and robust performance of the voltage-loop. Then, the 
multi-input-multi-output proportional-integral (PI) controller for current-loop is designed to 
achieve robust stability and robust performance of the overall system. µ-analysis is used to 
evaluate the robustness of PID and PI controllers. Simulation results are also presented to 
demonstrate and validate the control design. 
The required output characteristic of a Telecom power system contains three modes of 
operation: constant-voltage, modified constant-power, and constant-current modes. This 
nonlinear operation can be achieved by using the fuzzy-logic approach. A fuzzy PID-like 
controller is implemented to achieve the robust output voltage in spite of load disturbances. A 
fuzzy PI-like controller is implemented to ensure the overload protection reaching the optimal 
output characteristic of a Telecom power system. Also the internal-model control (IMC) 
method is applied to basic DC/DC converters: buck, boost, and buck-boost converters. IMC 
scheme is used to improve the dynamic performance of basic converters by achieving a 
robust output voltage against line and load disturbances. Simulations show good dynamic 
performance of the IMC controller. 
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List of Notations, Symbols, and 
Abbreviations 
 
1. NOTATIONS 
 
(A,B,C,D) State-space realization of a linear system 
C  Field of complex numbers  
C+  Closed right hand plane of C, ( ){ }| Re 0x x∈ ≥C  
Cn Linear space of ordered n-tuples in C, i.e., space of all n-dimensional complex 
vectors 
Cn×m  Ring of complex matrices with n rows and m columns 
diag(A,B,C) Block-diagonal matrix with diagonal entries A, B, and C, i.e., 
   ( )
0 0
diag , , 0 0
0 0
A
A B C B
C
  
=    
 
Fl(A,B) Lower linear fractional transformation defined by 
( ) ( ) 1l 11 12 22 21, :A B A A B I A B A−= + −F  
where A and B are linear operators.  A is partitioned into 2 × 2 blocks 
   11 12
21 22
A A
A A A
 
=   
 
such that the lower right part A22 is compatible in size with B. 
Fu(A,B) Upper linear fractional transformation defined by 
( ) ( ) 1u 22 21 11 12, :A B A A B I A B A−= + −F  
where A and B are linear operators.  A is partitioned into 2 × 2 blocks 
 11 12
21 22
A A
A A A
 
=   
  
such that the upper right part A11 is compatible in size with B. 
:
A B
G C D
 
=   
 Packed notation of the transfer function associated with a linear system   
(A,B,C,D) 
||G||∞  Norm of G ∈ RH∞ which is called H∞-norm. 
   ( )( )
ω
: supG G j
∞
∈
= σ ω
R
 
 
 
 viii 
G An entire set of perturbed models, which must be suitably controlled by the 
robust controller.    
( ){ }i : is stable and 1n ∞= + ∆ ∆ ∆ ≤G I WG  
Gε  The class of perturbed models is given by the family 
( ) ( ) [ ]{ }1 : , , ,M NM N M N M Nε ε− ∞ ∞= + ∆ + ∆ ∆ ∆ ∈ ∆ ∆ <   HG R  
In  n × n identity matrix 
MT  Transpose of M ∈ Cn×m 
M* Complex-conjugate transpose of M ∈ Cn×m, or adjoint operator of M for a 
linear operator M 
R Field of real numbers 
R+  Set of nonnegative real numbers, { }| 0x x∈ ≥R  
Rn Linear space of ordered n-tuples in R, i.e., space of all n-dimensional real 
vectors 
Rn×m  Ring of real matrices with n rows and m columns 
RH∞ Space of all proper real-rational matrix-valued functions of s ∈ C, which have 
no poles in C+, for the continuous-time case.  
|x|  Absolute value of x in C or R 
x   Averaged value of x in C or R 
||x||  Euclidean norm of x in Rn or Cn 
||x||p   Norm of [ ]1 2 Tnx x x= "x  in Rn or Cn defined by 
   
1
1
:  for 1
n p
p
ip
i
x p
=
 
= ≤ < ∞  ∑x   
   : max forii x p∞ = = ∞x    
x   The differentiation of vector x, i.e. [ ]1 2x Tnx x x=   "  
xˆ   The small-signal components of vector x, i.e. [ ]1 2ˆ ˆ ˆ ˆx Tnx x x= "  
|| . ||H The Hankel norm, which is a kind of induced norm from past inputs to future 
outputs. 
( )HG ρ= CO , where C is the controllability Gramian matrix and 
O is the observability Gramian matrix. 
( )σ X  The maximum singular value of X in Cn×m  
( )σ X  The minimum singular value of X in Cn×m  
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γ The robustness indicator that should be minimized in order to find a stabilizing 
controller.  
ε The stability margin that should be maximized, which is a problem of robust 
stabilization of normalized coprime factor plant descriptions. 
  ε = 1/γ 
ρ The spectral radius, which is the magnitude of the largest eigenvalue of the 
matrix A. 
  ( ) ( )max iiρ λ=A A  
∆ A specific source of uncertainty, e.g. input uncertainty, output uncertainty, or 
parametric uncertainty. 
µ (M) Structured singular value with underlying structure ∆ ⊂ Cn×m.  It is defined by 
   ( ) ( ) ( ){ }{ } 1: min : , det 0M I M −= ∈ − =∆ ∆ ∆ ∆µ σ  
unless no ∆ ∈ ∆ makes det(I - M∆) = 0, in which case µ (M) := 0 . 
 
2. SYMBOLS 
 
a1 Input gains for proportional part of PID-like FLC  
a2 Input gains for proportional part of PI-like FLC 
A System matrix of the nominal system  
Acl  System matrix of the closed-loop system 
AK System matrix of the feedback controller 
Ap System matrix of the perturbed system 
AOFF System matrix of the nominal system when the switch is OFF. 
AON System matrix of the nominal system when the switch is ON. 
b Reference weight in PID formula  
b1 Input gains for derivative part of PID-like FLC  
b2 Input gains for derivative part of PD-like FLC 
B Input matrix of the nominal system  
Bcl  Input matrix of the closed-loop system 
BK Input matrix of the feedback controller 
Bp Input matrix of the perturbed system, i.e. Bp = [ Bp1 | Bp2 ] 
c Control command 
c Control command vector 
c0 DC-value(s) of control command (vector) 
c1 Input gain for integral part of PID-like FLC 
cCM Control command vector in PCMC configuration 
ci Control commands vector of current-loop 
cj Control command of ‘j’ converter 
co The output of PD-like FLC 
cu Control commands vector of voltage-loop 
 
 
 x
cVM Control command vector in VMC configuration 
c∆ Input vector of plant uncertainty 
c∆i Input vector of plant uncertainty for current-loop 
c∆u Input vector of plant uncertainty for voltage-loop 
ceu Voltage error change, which is a second input to PID-like FLC 
cei Current error change, which is a second input to PD-like FLC 
C Capacitor or capacitance 
C Output matrix of the nominal system  
Ccl Output matrix of the closed-loop system 
CK Output matrix of the feedback controller 
Cp Output matrix of the perturbed system, i.e. Cp = [ Cp1 | Cp2 ]T 
Cpi Output matrix of the perturbed system for current-loop 
Cpu Output matrix of the perturbed system for voltage-loop 
COFF Output matrix of the nominal system when the switch is OFF. 
CON Output matrix of the nominal system when the switch is ON. 
d Disturbance vector, e.g. w = [ uin  ig ]T 
d1 Output gains of PID-like FLC  
d2 Output gains of PI-like FLC 
d∆ Input vector of disturbance uncertainty 
D Derivative gain of PD and PID controllers  
D Input-output matrix of the nominal system 
Dcl Input-output matrix of the closed-loop system 
DK Input-output matrix of the feedback controller 
Dp Input-output matrix of the perturbed system, i.e. 11 12
21 22
p p
p
p p
D D
D D D
 
=   
 
e Error vector, i.e. e = [ eu | ei ]T 
euj Voltage error of ‘j’ converter, i.e. euj = uref - uj 
eij Current error of ‘j’ converter, i.e. eij = iref - ioutj 
eu Voltage error vector, i.e. eu = [ eu1 eu2 … eun ]T 
ei Current error vector, i.e. ei = [ ei1 ei2 … ein ]T 
E Disturbance matrix of the nominal system 
EOFF Disturbance matrix of the nominal system when the switch is OFF. 
EON Disturbance matrix of the nominal system when the switch is ON. 
fs Switching frequency 
F Disturbance-output matrix of the nominal system 
F The closed-loop system from w to z, i.e. F = Fu ( N , ∆ ) 
Fm Gain 
Fm Diagonal gain matrix 
Fmq Diagonal gain matrix, i.e. Fmq = q . Fm 
FOFF Disturbance-output matrix of the nominal system when the switch is OFF. 
FON Disturbance-output matrix of the nominal system when the switch is ON. 
Fu The closed-loop system from wu to zu, i.e. Fu = Fu ( Nu , ∆pu ) 
 
 
 xi
G Perturbed system transfer matrix, i.e. 11 12
21 22
G G
G G G
 
=   
 
Gco Control-to-output voltage transfer function 
Gco-i pq Control of ‘p’ converter-to-output current of ‘q’ converter transfer function 
Gco-u pq Control of ‘p’ converter-to-output voltage of ‘q’ converter transfer function  
Gc Controller transfer function in IMC structure 
Gd Nominal disturbance model 
Gdi Nominal disturbance model for current-loop 
Gdu Nominal disturbance model for voltage-loop 
Gdd Perturbed disturbance model 
Gf Low-pass filter transfer function in IMC structure 
Gimc Internal model controller, i.e. Gimc = Gf Gc 
Gip Load-to-output current of ‘p’ converter transfer function 
Glo Line-to-output voltage transfer function 
Glo-i pq Line of ‘p’ converter-to-output current of ‘q’ converter transfer function 
Glo-u pq Line of ‘p’ converter-to-output voltage of ‘q’ converter transfer function 
Gm Internal model transfer function in IMC structure, which is factorized into all pass 
portion Gm+ and a minimum phase portion Gm-, i.e. Gm = Gm+ Gm- 
Gp Nominal plant model 
Gpi Nominal plant model for current-loop 
Gpp Perturbed plant model  
Gps Shaped nominal plant model 
Gpu Nominal plant model for voltage-loop 
Gu Perturbed system transfer matrix of voltage-loop  
h The order of low-pass filter in IMC structure 
ic Control command in PCMC configuration 
iC Output capacitor current 
ig Current source represents a load disturbance 
iL Inductor current 
iL The vector of output inductor currents, i.e. iL = [iL1 iL2 …… iLn]T 
iL,0 DC-value of output inductor current 
iomax,0 DC-value of maximum output current 
iout Output current 
iout,0 DC-value of output current 
iout The vector of output currents, i.e. iout = [iout1 iout2 …… ioutn]T 
iref Reference current, i.e. 1ref out ref out
1
1DS  and MS
j
n
j
i i i i
n
=
⇒ = ⇒ =∑  
I Integral gain of PI and PID controllers 
j A module number in parallel configuration of DC/DC converters 
k Sample number. 
kij Augmented current controller of ‘j’ converter, i.e. kij = kuj kj 
kj Current controller of ‘j’ converter 
kuj Voltage controller of ‘j’ converter 
 
 
 xii
K Feedback controller 
K MIMO feedback controller, e.g. K = [ Ku | Ki ] 
Ki Diagonal current controller matrix, i.e. Ki = diag( ki1, ki2, … , kin ) 
Kp Proportional gain of PI and PID controllers 
Ks H∞ LSD controller 
Ku Diagonal voltage controller matrix, i.e. Ku = diag( ku1, ku2, … , kun ) 
L Inductor or inductance 
m1 Inductor ripple slope when the switch is ON 
m2 Inductor ripple slope when the switch is OFF 
mc Artificial ramp slope 
Mcf Left coprime factorization of nominal plant, i.e. Gp = Mcf-1 Ncf  
n Number of dc-dc converters in parallel 
n Measurement noise vector 
ni Measurement noise vector of current-loop 
nv Measurement noise vector of voltage-loop 
N Derivative weight in modified PID formula 
N The closed-loop system from [ v∆  w ]T to [ y∆  z ]T, i.e. ( ) 11 12l
21 22
,
N N
N P K N N
 
= =   
F  
Ncf Left coprime factorization of nominal plant, i.e. Gp = Mcf-1 Ncf  
Nu The closed-loop system from [ u∆u  wu ]T to [ ycu  zu ]T, i.e. 
( ) 11 12
21 22
u u
u l u u
u u
,
N N
N P K N N
 
= =   
F  
NB Negative big membership function 
NS Negative small membership function 
P Proportional gain of P, PI, PD, and PID controllers 
P Interconnection model transfer matrix 
PB Positive big membership function 
Po Nominal output power 
PS Positive small membership function 
Pu Interconnection model transfer matrix of voltage-loop 
q Gain 
Q Gain matrix that specifies which scheme of current sharing is employed  
r Cable resistance 
r Reference vector 
rC Equivalent-series resistance of output capacitor 
rL Equivalent-series resistance of output inductor 
ro Cable resistance from DC-busbar to a Telecom load  
rp Interconnection resistance  
R Resistive load 
Rs Resistor that is used to inject the inductor current into the control circuit in PCMC 
S Sensitivity function 
Si Input sensitivity transfer matrix 
So Output sensitivity transfer matrix 
 
 
 xiii
t Time in seconds 
T Complementary sensitivity function 
Td Derivative time in PD and PID structures 
Ti Integral time in PI and PID structures 
Ti Input complementary sensitivity transfer matrix 
To Output complementary sensitivity transfer matrix 
Ts Switching time interval 
Tzw The closed-loop transfer matrix from w to z 
uave Average of output voltage, i.e. uave = (u1,0 + u2,0 )/2  
uc Output of voltage controller 
uC Output capacitor voltage 
uC,0 DC-value of output capacitor voltage 
uCL Output of overload controller 
uin Input voltage 
uin,0 DC-value of input voltage 
uj Output voltage of ‘j’ converter, i.e. uj = uCj + rCj Cj duCj/dt 
uo Output of PID-like FLC  
uout Output voltage 
uout,0 DC-value of output voltage 
uref Reference voltage 
us Switching voltage 
u∆ Input vector of uncertainty 
u1,0 Maximum DC-value of output voltage 
u2,0 Minimum DC-value of output voltage 
uBAT Battery voltage 
uFC Float charging voltage 
uC The vector of output capacitor voltages, i.e. uC = [uC1 uC2 …… uCn]T 
uin The vector of input voltages, i.e. uin = [uin1 uin2 …… uinn]T 
uLVD LVD voltage, i.e., the LVD switch will turn ON when uBAT ≥ uLVD 
uout The vector of output voltages, i.e. uout = [uout1 uout2 …… uoutn]T 
us The vector of switching voltages, i.e. us = [us1 us2 …… usn]T 
Um Sawtooth waveform amplitude, i.e. PWM gain 
Us The feedback signal of current-loop, i.e. Us = Rs iL 
w Input vector, e.g. w = [ r  d  n]T. 
w0 DC-values of disturbance vector  
w1 Pre-compensator transfer function. 
wi Uncertainty weight 
wid Uncertainty weight of disturbance model 
wip Uncertainty weight of plant model 
wp Performance weight 
wu Input vector of voltage-loop, i.e. wu = [ r  d  nu]T 
W1 Pre-compensator in LSD 
W2 Post-compensator in LSD 
Wd Disturbance scaling matrix 
Wid Disturbance uncertainty weight transfer matrix 
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Wip Plant uncertainty weight transfer matrix 
Wn Measurement noise uncertainty weight transfer matrix  
Wni Measurement noise uncertainty weight transfer matrix of current-loop 
Wnu Measurement noise uncertainty weight transfer matrix of voltage-loop 
Wp Performance weight transfer matrix 
Wpi Performance weight transfer matrix of current-loop 
Wpu Performance weight transfer matrix of voltage-loop 
Wr Reference scaling matrix 
Wc Control command weight transfer matrix 
y Output vector 
y0 DC-value(s) of output voltage(s and currents) 
yd Output vector of disturbance uncertainty 
yi Output vector of current-loop 
ym Feedback signal 
yc Output vector of plant uncertainty 
yci Output vector of plant uncertainty of current-loop 
ycu Output vector of plant uncertainty of voltage-loop 
yu Output vector of voltage-loop 
y∆ Output vector of uncertainty 
x State-variable vector  
xK  State-variable vector of feedback controller 
x0 DC-values of state-variables vector 
z Output vector, i.e. z = [z1 z2]T. 
zi Output vector of current-loop 
zu Output vector of voltage-loop 
Z Zero membership function 
Zout Output impedance 
α Adjustable gain 
β Resistor gain 
δ The duty-cycle as a function of time, i.e. 0 ˆδ δ δ= +   
δ0 DC-value of the duty-cycle 
∆A Parametric uncertainty of A-matrix 
∆B Parametric uncertainty of B-matrix 
∆Ci Parametric uncertainty of C-matrix for current-loop 
∆Cu Parametric uncertainty of C-matrix for voltage-loop 
∆d Disturbance uncertainty transfer matrix where || ∆d ||∞ < 1 for all ω 
∆D  Parametric uncertainty of D-matrix 
∆ iL The difference between a peak inductor current and its averaged 
Li∆   The change in averaged inductor current 
∆p  Plant uncertainty transfer matrix where || ∆p ||∞ < 1 for all ω 
∆pi  Plant uncertainty transfer matrix for current-loop where || ∆pi ||∞ < 1 for all ω 
∆pu  Plant uncertainty transfer matrix for voltage-loop where || ∆pu ||∞ < 1 for all ω 
∆uref Output of PI-like FLC 
 
 
 xv
∆N,∆M Left coprime factorization of uncertainty plant model where  
Gpp = ( Mcf + ∆M )-1 ( Ncf + ∆N ) 
∆ˆ  Fictitious uncertainty transfer matrix representing the H∞ performance specification 
ω Frequency in radians/second 
λ Parameter that is used to tune the IMC controller 
φ, Φ Crisp input vector to FLC and its space 
θ, Θ Crisp output vector from FLC and its space 
 
3. ABBREVIATIONS 
 
AC  Alternative current 
AC/DC AC to DC rectifier 
ACMC Average current-mode control 
ADC  Analog-to-digital converter 
ASIC  Application specific integrated circuit 
CICM  Continuous inductor current mode 
CMC  Current-mode control 
CPC  Current programming control 
CPL  Constant power load 
DAC  Digital-to-analog converter 
DC  Direct current 
DC/DC DC to DC converter 
DICM  Discontinuous inductor current mode 
DK  A method is used to minimize a given µ-condition 
DS  Democratic scheme 
DSP  Digital-signal processor 
EMI  Electromagnetic interference 
ESR  Equivalent series resistance 
ETSI  European Telecommunications Standard Institute  
FDLTI  Finite-dimensional, linear time-invariant 
FL  Fuzzy-logic 
FLC  Fuzzy-logic controller 
GM  Gain margin 
IC  Integrated circuit 
IMC  Internal-model control 
LCF  Left-coprime factorization 
LFT  Linear fractional transformation 
LHP  Left-hand plane 
LQ  Linear quadratic 
LSD  Loop-shaping design 
LTI  Linear time-invariant  
LVD  Low voltage disconnection 
MIMO  Multi-input-multi-output 
MS  Master-slave scheme 
 
 
 xvi
NP  Nominal performance 
NS  Nominal stability 
P  Proportional control 
PCMC  Peak current-mode control 
PD  Proportional-derivative control 
PFC  Power factor correction 
PI  Proportional-integral control 
PID  Proportional-integral-derivative control 
PM  Phase margin 
POL  Point of load 
PSU  Power supply unit 
PUPS  Point of use power supply 
PWM  Pulse-width modulator 
RHP  Right-hand plane 
RP  Robust performance 
RS  Robust stability 
SISO  Single-input-single-output 
SMPS  Switching-mode power supply 
UPS  Uninterruptible power supply 
VMC  Voltage-mode control 
 
 xvii
Contents 
 
Abstract     i 
Acknowledgment     iii 
List of Publications     v 
List of Notations, Symbols, and Abbreviations     vii 
 
1 Introduction     1 
1.1  Background and Motivation     1  
1.2  A Telecom Power System     3 
1.2.1 Basic Configuration of a Telecom Power System     3 
1.2.2 Operation Modes     3 
1.2.3 AC/DC Rectifier Stage     4 
1.2.4 A Telecom Load: DC/DC Converters Stage     5 
1.2.5 Output Characteristic of a Telecom Rectifier     6 
1.3  Control Design     7  
1.3.1 Control Configuration for DC/DC Converter     7 
1.3.2 Cascaded Controller Structure for Paralleled DC/DC Converters     8 
1.3.3 Robust Control     9 
1.4  Applied Control Techniques in a Telecom Power Supply     10 
1.5  Outline of Thesis     13 
 
2 Modeling of DC/DC Converters     14 
2.1  State-Space Averaging Technique     14 
2.2  AC-Small-Signal Model     15 
2.3  Multiloop Operation of Paralleled DC/DC Converters     18 
2.3.1 Single-Loop Approach     19 
2.3.2 Two-Loop Approach     23 
 
3 Uncertainty Models and Robustness     25 
3.1  Uncertainty Model     25 
3.1.1 Structured Uncertainty     27 
3.1.2 Unstructured Uncertainty     28 
3.2  Control Issues     33 
3.2.1 Single Converter     33 
3.2.2 Paralleled DC/DC Converters     34 
3.3  Quantitative Conversion of Power Electronics Specifications     38 
 
4 Controller Design     39 
4.1  PID Control     39 
4.2  Fuzzy-Logic Control     41 
 xviii
4.2.1 Principles     41 
4.2.2 Constant-Voltage Controller     42 
4.2.3 Overload Controller     43 
4.2.4 Tuning Procedure of PID-Like FLC     44 
4.3  Internal-Model Control     45 
4.3.1 Principles     45 
4.3.2 Design Procedure     46 
4.3.3 H∞ Control Ensuring RS & RP     46 
4.4  Feedback Control for Paralleled DC/DC Converters     48 
4.4.1 PI/PID Control     48 
4.4.2 H∞ Optimal Control     49 
4.4.3 H∞ Loop-Shaping Control     51 
 
5 Design Examples     53 
5.1  One-unit Configuration     53 
5.1.1 Fuzzy-logic Control Design     53 
5.1.2 Internal Model Control Design     54 
5.2  Parallel-connected Configuration     59 
5.2.1 PI/PID Control Design     59 
5.2.2 H∞ Control Design     63 
5.2.3 H∞ Loop-Shaping Control Design     70 
5.3  Discussion on Applied Control Methods in Paralleled DC/DC Converters     73 
 
6 Conclusions     74 
6.1  Summary of Papers     74 
6.2  Concluding Remarks     76 
6.3  Author’s Contribution     78 
6.4  Future Trends     78 
 
References     79 
 
Appendix A Multiplicative Uncertainty Model Procedure     A1 
Appendix B MATLAB™/SIMULINK™ Simulation Setup     A4 
Appendix C Glossary of Power Conversion Terms     A19 
Appendix D Publications [P1-P8]     A23 
 1
Chapter 1 
Introduction 
 
 
In this introduction, material is collected to facilitate understanding of the main components 
of this thesis. The main motivation is based on the contribution of this work in power 
electronics. A Telecom power supply operating in different modes is composed of three parts. 
Each part has its own characteristic. The first part, AC/DC rectifiers, is only considered in 
this thesis. A cascaded controller is considered necessary in the case of parallel-connected 
converters. A brief history of applied ‘modern’ control techniques in DC/DC converters gives 
a good insight and background to the work presented in the thesis.  
 
1.1 Background and Motivation 
 
"Information Super Highways" is a new terminology in the telecommunication industry 
referring to new digital infrastructures (Liu, 2000).  These infrastructures will be capable of 
providing a platform of a wide range of voice, video and data information services. 
Nowadays the Internet is widely and exclusively used enlightening that these infrastructures 
are needed. When designing these systems, the basic requirements should be taken into 
account, such as high reliability, low cost, and low power consumption. Power electronics is 
a central part of these infrastructures and is required to meet the design requirements. A 
Telecom power system is an important part that needs to provide reliable and cost effective 
power solution to the information super highways. 
A power supply that is used to power Telecom switching systems is typically an 
uninterruptible power supply system of DC-type composed of AC/DC rectifier stage and a 
backup battery as shown in Fig. 1.1. The backup battery is in parallel with the load so that 
when AC power from the mains fails, the load is powered by battery.  
Due to the downtime for a Telecom power system, which is only a few minutes in its 
lifetime of 20 years, a Telecom power system is required to be high quality and high 
reliability (Liu, 2000). In addition to system redundancy arrangement, high quality for each 
subsystem is essentially required. The power converters are always at the top of the failed 
component list that has a very big impact on a Telecom power system. If the AC/DC rectifier 
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Fig. 1.1 - A typical Telecom power system that consists of three parts: AC/DC rectifier stage, 
storage battery, and a Telecom load. 
 
stage fails, a large subset of a Telecom system will not function. The voice or data 
transmission capacity will be reduced significantly, although the battery will provide some 
back-up time at this condition. However, at a Telecom load, if the DC/DC power supply fails, 
the board will not function and, sometimes, the expensive digital ICs on the circuit board may 
be damaged. This causes local service disruption. At this point the necessity of protection 
system is raised in order to rescue the system when the failure occurs. 
The required output characteristic of a Telecom power supply depicts that the control of a 
power supply is of nonlinear nature. In addition, the required performance must be 
maintained in the case of many converters operating in parallel. The noise specifications are 
stringent and stipulated by European Telecommunications Standard Institute (ETSI 300-132-
2). All these add more performance objectives to the control design and emphasize that the 
control circuit should be optimum. 
Nowadays the companies are focusing on producing high quality, reduced cost, and more 
compact products. Integration is a keyword meaning to use the ASIC technology both in 
power components and controlling/monitoring. Integration means less discrete components 
and results in less manufacturing cost as well as improved product reliability and quality. 
ASIC technology normally means use of mixed signal processes including DSP necessitating 
the adoption of a computer-controlled system. The application of fuzzy control to power 
electronics is an interesting topic of research. Many publications are dealing with designing 
of fuzzy-logic controllers for DC/DC converters. However, none of them gives appropriate 
results comparing with either analog or digital solutions that can achieve the desired output 
performance perfectly.  
A Telecom power supply is a demanding object to be controlled because of its 
multivariable nature. Large and small signal modeling are used to study the dynamic 
performance of the power supply. Generally, the small signal models provide a good 
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accuracy up to 1/10 of the switching frequency, which is most often sufficient from the 
dynamic range of controlling. Also they can be used to design a proper control system, e.g., 
the H∞ optimal control design. The robustness of control is of prime concern and major 
problem in analog designs as argued in (Buso, 1999), (Escobar, et al., 1999), (Ioannidis, et 
al., 1998), and (Pujara, et al., 1996). A model of a Telecom power supply can never be 
perfect, and as such it will always be an approximation of the real system.  Often certain 
characteristics of a Telecom power system will not be modeled at all.  This is either because 
their contribution to the overall behavior is small, e.g., the AC/DC rectifier preceding DC/DC 
converter in the AC/DC rectifier stage, or because they are not easily modeled, e.g. the time-
delay among switches. Furthermore, the dynamics of a Telecom power system may change 
during long-term operation, e.g., because of power components’ variations. To address the 
difference between modeled and true systems, various measures of robustness are used.  A 
controller is said to exhibit good robust stability if it remains stable for all variations in plant 
behavior, which are reasonably expected to occur. Similarly a controller is said to exhibit 
good robust performance if it continues to perform satisfactorily for all encountered plant 
variations. 
The different control configurations of fuzzy-logic control (FLC), internal-model control 
(IMC), H∞ control, and H∞ loop-shaping design (H∞ LSD) are adopted into DC/DC 
converters, and studied and analyzed in order to achieve robust output in spite of different 
uncertainties. Modeling uncertainties is a key point of designing a proper robust control 
system. Comparing different control designs gives a good insight into the usability of H∞ 
control in DC/DC converters' field. This thesis aims at providing a wide comparison among 
different robust control techniques, which are recently applied by the author and his group to 
either single DC/DC converter or n-paralleled DC/DC converters, in order to reach optimum 
robust solutions to many problems in reality. 
 
1.2 A Telecom Power Supply 
 
1.2.1 Basic Configuration of a Telecom Power System 
 
A typical Telecom power system is shown in Fig. 1.1. It consists of two parts. One part is the 
AC/DC rectifier stage that converts the AC line voltage into a DC bus. This DC bus is 
distributed over the entire Telecom power system.  For critical power systems, battery back 
up is usually required. In this case, the AC/DC rectifier stage should also be able to charge 
the battery when needed. The other part is DC/DC power supplies that convert the 
intermediate DC voltage into logic voltage for the Telecom switching system, which is the 
Telecom load. 
 
1.2.2 Operation Modes 
 
A typical Telecom power system operates in three modes that can be described as follows. 
The AC/DC rectifier stage supply the load power and maintain the storage battery at fully 
charged state during the normal mode of operation called constant-voltage mode or float 
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charging in Fig. 1.2. To ensure maximal reliability performance, the load share between the 
parallel-connected DC/DC converters should be equal, i.e., fault detection, necessitating the 
use of active load share controller in each parallel operating units as presented in (Gadoura, et 
al., 1999a) and (Suntio and Suur-Askola, 1997).  
uBAT
t
Line Outage Float charging
Float
charging
u LVD
 
Fig. 1.2 - System operating modes; float charging when the battery is full, line outage when 
the mains fails and the battery starts powering a Telecom load, float charging when the 
battery is recharging. 
 
When the mains are interrupted, the battery will discharge, i.e., line outage in Fig. 1.2, and 
supply the Telecom load. When the mains are restored, the rectifiers will start up and 
recharge the storage battery as well as supply the Telecom load, i.e., battery recharging in 
Fig. 1.2. 
Telecom systems are very often equipped with low voltage disconnection (LVD) circuitry 
by means of which the battery will be disconnected from the power system in the case of 
extremely long line outage in order to prevent it from deep discharging. The LVD facility can 
be connected either to disconnect the storage battery or the load as shown in Fig. 1.1. To 
maximize the system reliability performance, see (Suntio and Suur-Askola, 1997), the LVD 
facility is recommended to be connected at battery side. This will, however, mean that the 
rectifiers have to start up and power the Telecom load without parallel-connected battery. It 
will affect significantly the sizing of the units in respect to the load power and to the defining 
of optimum output characteristics, as shown in (Gadoura, et al., 1999a) and (Suntio, et al., 
1996), as well as the stability considerations, as shown in (Gadoura, et al., 1998a) and 
(Gadoura, et al., 1999b). 
 
1.2.3 AC/DC Rectifier Stage 
 
The AC/DC rectifier stage converts the AC voltage into the DC bus.  From technical point of 
view, the main requirements are high efficiency, low EMI and high power factor or low 
harmonic distortion at the AC side. Also from both cost and performance point of view, the 
AC/DC rectifier stage consists of two parts, as shown in Fig. 1.1, is the preferred choice for 
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high output power application (Liu, 2000). One part is the AC/DC converter that converts the 
AC line voltage into an intermediate DC voltage. Power factor correction (PFC) is achieved. 
Boost converter is usually used in this part, because it is easier for input current shaping and 
it is suitable for high DC output voltage. The other part is the DC/DC converter that converts 
the intermediate DC voltage to the output DC voltage. Electrical isolation is provided at this 
stage. A buck-derived converter is usually used for high power application, e.g., forward 
converter. Now and then, we will only consider the DC/DC converters part of AC/DC 
rectifier stage for modeling and control design. In practice, the output impedance of an 
AC/DC converter is almost equal to zero, so that it has no effect on the output load. 
Consequently, it is sufficient to study the DC/DC converter part when studying the output 
behavior of the whole system. 
 
1.2.4 A Telecom Load: DC/DC Converters Stage 
 
The DC/DC converters convert the intermediate DC bus voltage into lower voltage to power 
the logic circuits, as shown in Fig. 1.1. As presented in (Liu, 2000) there are two basic 
powering architecture options at the DC/DC conversion stage. One is called shelf power and 
the other is called distributed power. In case of the shelf converter powering options, the 
power supply unit (PSU) provides the power for all the equipment cards in the shelf. In this 
scheme, the power supply has multiple outputs to power different types of loads. Because the 
total output power of the power supply is relatively large, duplicated power supply units are 
connected in parallel to provide redundancy. The main advantage of this scheme is lower 
overall cost for the system. It also provides well-controlled voltage profiles among each 
output.  However, it usually requires custom design for the power supply unit.  In addition, 
once the system is designed, it is very difficult to change and upgrade the power system.  
Another power option is called distributed power. In this case, the power module is 
mounted directly on the equipment card. This kind of power module is sometimes called on-
board power module, Point of Use Power Supply (PUPS), or Point of Load (POL) power 
supply (Liu, 2000). In almost all the cases, the on-board power module provides only one 
output voltage. The trend is to use distributed power option.  The main reason is flexibility 
and shorter time to market.  The idea is to buy the power module off the shelf and stick into 
the board.  There is no need for custom design, which is usually the case for shelf converter.  
Other advantages of this arrangement are low initial system cost and improved reliability. In 
some cases, only the on-board power module can meet the load transient and voltage 
regulation requirement. With the output voltage becomes lower and lower, it becomes more 
and more important to reduce the distance between the power supply and its load. The 
distributed power option fits in this situation quite well. The main requirements for the 
DC/DC converters are: high efficiency, low EMI, self-protection, small footprint and low 
height. It should be noted that for the distributed power architecture, the EMI filtering should 
be provided somewhere in the system to meet regulatory requirement and to ensure power 
system stability. Another desirable feature for the on-board power module is surface 
mountable. The reason behind this is that most of the integrated circuit on the board is 
surface-mounted. It will reduce assembly cost and to improve reliability if the power module 
is also surface-mounted. 
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Also note that a Telecom load is of constant-power type loads (CPL) from DC UPS 
systems viewpoint due to the internal DC/DC converters, see (Kislovski and Olsson, 1994) 
and (Suntio, et al., 1996). Also the effect of an ideal CPL, parasitic elements of power 
components, and backup battery on the system’s dynamics is previously studied and analyzed 
in (Gadoura, et al., 1998a), (Gadoura, 1999), (Zenger, et al., 1999), and (Zenger, et al., 
2000).  
 
1.2.5 Output Characteristic of a Telecom Rectifier 
 
Overload protection can be implemented by using either a constant-current limiting or 
combination of constant-power and constant-current limiting as discussed explicitly in [P5].  
In order to utilize maximally the power supplying capacity of a rectifier without extra cost 
penalties, constant-power/constant-current scheme is preferred. A perfect constant-power 
limiting is difficult from controlling viewpoint. This is because of the nonlinearity imposed 
by a product-type control variable of two entities. To overcome this problem, the overload 
protection can be implemented by using a modified constant-power/constant-current limiting 
as shown in Fig. 1.3. The governing equations presenting the maximum output current during 
overload protection are as follows (Po = nominal output power): 
 
2,0 out,0 1,0u u u≤ ≤ : ( ) ( )omax,0 1,0 2,0 out,0 1,0 2,0 o/i u u u u u P ≥ + − × ×    (1.1)  
out,0 2,0u u≤ : omax,0 o 2,0i P u≥      (1.2) 
 
 
The encircled points in Fig. 1.3, where the mode change has to be carried out, are difficult 
from stability viewpoint. That is true especially when a storage battery is connected in 
parallel to the system rectifiers due to low internal resistance and high capacitance. This 
means also that special methods have to be used to stabilize the system. 
Constant - voltage
i
out,0
uout,0
Modified
constant -power
Constant -
current
Overload
u1,0
u2,0
u FC
i omax,0
 
Fig. 1.3 – The recommended output characteristics that should be implemented to ensure an 
overload protection 
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1.3 Control Design 
 
1.3.1 Control Configuration of DC/DC Converter 
 
A. Voltage-Mode Control 
 
Many textbooks, see (Krein, 1998), (Mitchell, 1992), (Mohan, et al., 1995), and (Severns and 
Bloom, 1985), describe voltage-mode control (VMC) as the easiest solution to implement, 
although it has the disadvantage that it cannot correct any disturbance or change until it is 
detected at the output. The output voltage is regulated by closing a feedback loop between the 
output voltage and the duty-cycle. As seen in Fig. 1.4, the output voltage is compared to a 
reference voltage, uref(t)  to form an error signal that can be passed through the controller to 
generate the control signal, which is compared to a sawtooth waveform to finally control the 
transistor.  
 
-
+
uref
uout
 Controller
Ts
-
+
Switch
Drive
Um
δ
 
 
Fig. 1.4 – The voltage-mode control configuration, which is commonly used to regulate most 
DC/DC converters.  
 
B. Current-Mode Control 
 
Generally, if the current information is added to design a controller, the system dynamics will 
be significantly improved. This can be seen, e.g., in (Ioannidis, et al., 1998). The inductor 
current waveform is chosen to illustrate the operation of the control loop, as shown in Fig. 
1.5. The transistor is switched on at the start of each cycle by a clock pulse, which sets the 
output of the latch. The transistor current rises linearly while the device is conducting. The 
current is fed back as signal iL(t) and is compared to a reference signal ic(t). When the peak of 
iL(t) is equal to the reference, the comparator output switches low resetting the latch and 
turning the transistor OFF, representing a peak current-mode control (PCMC). Alternatively, 
when the average of iL(t) is equal to the reference, the comparator output switches low 
resetting the latch and turning the transistor OFF, representing an average current-mode 
control (ACMC). To this end the configuration of Fig. 1.5 should be modified. In both cases, 
the reference signal for the comparator is formed by an output voltage feedback loop 
produced by the controller. An artificial ramp can be added if the duty-cycle is greater than 
0.5 from stabilization viewpoint as emphasized, for example in (Erickson and Maksimovic, 
2001) and (Krein, 1998). New results on PCMC and ACMC are presented in (Suntio, et al., 
2000b) and (Suntio, et al., 2001), respectively. 
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Fig. 1.5 - The current-mode control configuration including the inductor current information 
to improve the dynamic performance. 
 
1.3.2 Cascaded Controller Structure for Paralleled DC/DC Converters 
 
The paralleled DC/DC converters require a categorical current sharing mechanism to ensure 
proper operation. The main advantage of using parallel converters configuration with current 
sharing control is to increase the power process capability that improves a reliability of the 
overall system, i.e., redundancy. The current sharing scheme can be achieved by injecting a 
signal proportional to the desired converter output current into the voltage loop. The 
increased voltage loop error signal forces the duty cycle and then the output current of the 
converter to increase. The cascaded controllers are used in order to achieve both control 
objectives as presented in (Panov, et al., 1997), (Rajagopalan, et al., 1996), (Siri, et al., 
1992), and (Thottuvelil and Verghese 1998). 
 
cj
kuj
kij
cj
euj
eij
+
+
kuj
+
+
euj
kjeij
 
 
Fig. 1.6 - The cascaded controller configuration used to ensure robust output and to equalize 
the output currents. Note that kij = kuj . kj, where j = 1, 2, … , n. 
 
Also, from the reliability viewpoint, each converter must have its own control circuit. The 
control system of one converter is a voltage controller, kuj, ensuring robust output voltage 
cascaded with current controller, kj, ensuring current sharing as shown in Fig. 1.6. 
 
u i u u
i i u u
j j j j
j j j j
j jc k k e k e
k e k e
= +
= +
          (1.3) 
 
From the practical viewpoint, the controller structure of either voltage-loop or current-loop 
can be presented as a diagonal transfer matrix.  
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( )1 2u u u udiag , , ,K nk k k= "         (1.4) 
( )1 2i i i idiag , , ,K nk k k= "          (1.5) 
 
where Ku and Ki are used in control design. Then, the control vector can be written in general 
form as follows. 
 
u u i iu K e K e= +     (Two-loop approach)   (1.6) 
[ ] uu u i i u i
i
e
u K e K e K K K ee
 
= + = =  
 (Single-loop approach)  (1.7) 
where e = [eu | ei ]T, ei is a vector of current error, and eu is a vector of voltage error.  
 
1.3.3 Robust Control 
 
In classical single-input single-output (SISO) control, gain and phase margins are used as 
measures of robustness as discussed in (Ogata, 1997) and (Skogestad and Postlethwaite, 
1996).  Loop shaping can be done in a very systematic way to attain good gain and phase 
margins, and to specify the desired closed-loop performance.  If the plant has more than one 
output to control, then typically the loops are closed sequentially, i.e., a SISO controller is 
designed for one of the outputs using an appropriate actuator, that loop is then closed, and 
then another SISO controller is designed for the next output and so on. This is the so-called 
loop-by-loop approach.  For example, for paralleled DC/DC converters the voltage-loop 
controller might be designed first using the output voltage feedback, and then the current-
loop controller designed using the output current feedback as presented in [P5]. Extension of 
gain margin and phase margin to multivariable systems is a poor indicator of robustness 
primarily because it doesn't allow coupling between loops. An alternative uncertainty 
description, which does allow for coupling makes use of the maximum singular value of 
various closed-loop transfer functions to quantify robustness levels. 
According to the small gain theorem, presented for example in (Zhou & Doyle, 1998), the 
closed loop is guaranteed to remain stable if the transfer function from inputs to outputs, Tzw, 
is less than γ, where γ is the robustness indicator.  
 
zwT ∞ < γ           (1.8) 
 
where zwT ∞  is the H∞ norm and can be defined as 
 
( )( )zw zw: supT T j∞ =
ω
σ ω         (1.9) 
 
A design objective might be to find a K stabilizing the closed-loop system for a particular 
uncertainty description. In H∞ control law synthesis, the H∞ norm of a collection of transfer 
functions is minimized.  
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The theory of H∞ optimal control originated with G. Zames in 1981. It is firstly developed 
for input-output systems (Zames, 1981). The state-space solution to H∞ control problem is 
presented in (Doyle, et al., 1989). This approach involves solving only two Riccati equations, 
and results in a controller of state dimension no higher than that of the weighted plant.  This 
is the solution method used in the designs presented in this thesis. The advent of this reliable 
solution technique has made the H∞ problem formulation a very attractive design approach. 
As the emphasis of this thesis is that of the practicalities of applying H∞ control to a Telecom 
power supply, the controller equations are not presented here.  However, they can be found in 
robust control textbooks, such as (Skogestad and Postlethwaite, 1996), (Zhou and Doyle, 
1998), and (Dullerud and Paganini, 2000).   
 
1.4 Applied Control Techniques in a Telecom Power Supply 
 
DC/DC converters are classified as non-linear systems, which need to be averaged and 
linearized to obtain a linear time-invariant model. The controller is designed to ensure the 
stability of the closed-loop system, but also to minimize sensitivity to load changes and to 
attenuate input-output transmission that is required over large bandwidth. Most designs of 
feedback loops in DC/DC converters are based on frequency-domain analysis (Erickson and 
Maksimovic, 2001). A major problem comes into control system design when the transfer 
function of control-to-output voltage has a RHP-zero. RHP-zero contributes additional phase 
lag to the system restricting the closed-loop bandwidth. The power system for some 
applications, e.g. telecommunication equipment, is required to be robust and to operate 
without instability under a variety of operation conditions. Different control algorithms are 
applied to regulate DC/DC converters to achieve a robust output voltage. The design of a 
control system for the buck converter by using pole-placement technique is presented in 
(Ioannidis, et al., 1998). The simulation and experimental results show fast transient response 
and good disturbance rejection. In (Escobar, et al., 1999), the experimental result of different 
nonlinear control algorithms on a boost DC/DC converter including sliding mode control are 
presented and good comparison among them is carried out. It is concluded that the sliding 
mode control can provide robust output voltage against line-changes but it is very sensitive to 
load-changes. The robust stability analysis is done in (Pujara, et al., 1996) by using the 
Kharitonov theorem and the Segment lemma. Also optimal control theory provides some 
methods that can be utilized to analyze robust stability. 
Due to the wide research of efficient control algorithms, which can be implemented by 
digital signal processors (DSPs), fuzzy-logic-based controllers are an attractive topic to both 
academia and industry. They provide a means of converting a linguistic control strategy 
based on expert knowledge into a feedback control system. A good survey of fuzzy-logic 
controllers is presented in (Lee, 1990). In the field of designing switching-mode power 
supplies, the use of fuzzy controllers is quite limited because the conventional controller can 
carry out the task satisfactorily. The literature on the design of fuzzy controllers for DC/DC 
converters has been increasing in recent few years, but they cannot present a systematic way 
to design and tune a fuzzy controller that improves either a small signal or a large-signal 
response. In (Gadoura, et al., 1998b) the fuzzy controller is designed with an advantage over 
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the conventional controller because it provides a good transient response although it is not 
very fast. A similar observation has been reported in (Wang and Lee, 1995). On the other 
hand, the conventional controller has better disturbance rejection capability than the fuzzy 
controller has. The derivation of fuzzy PD-like controller for regulating DC/DC converters 
and its implementation in a digital signal processor is presented in (So, et al., 1996). The 
output voltage error and its derivative are used as the inputs and the duty cycle as the output 
of the fuzzy controller. Although they used the crisp values to achieve the optimum output 
(duty cycle), the results show poor dynamic performance. In (Mattavelli, et al., 1997) the 
proposed fuzzy controller has three inputs, the output voltage error, the inductor current error, 
and the inductor current, which is used for current limiting. The controller output is the duty 
cycle, which is the sum of the outputs of fuzzy P-like controller and fuzzy I-like controller. 
This structure helps to improve the dynamic performance of the system as shown by the 
results. However, two membership functions that are chosen to control the inductor current 
are not enough to ensure the overcurrent limiting. Different structures of fuzzy controller, e.g. 
fuzzy PD, fuzzy PI, etc. are presented in (Jantzen, 1998). It also includes a tuning procedure 
of fuzzy controllers by using PID gains. The design is easy but not applicable to all systems. 
The implementation of a fuzzy-logic control algorithm into a microcontroller is presented in 
(Gupta, et al., 1997). The experimental results show poor load disturbance capability for 
fuzzy controlled-buck converter. 
The internal model control (IMC) structure, introduced by Garcia and Morari in 1982, 
makes use of a model in the parallel path of the plant in the equivalent control structure. The 
IMC structure provides a suitable background to analyze stability conditions. Control design 
is based on an assumed process model and a low-pass filter is included to improve the 
robustness of the design. The principles of IMC scheme are introduced in (Morari and 
Zafriou, 1989). Application of robust control theory to buck-boost converter is presented in 
(Buso, 1999). The uncertainties of parameters and line/load variations are considered to 
evaluate the relative errors between nominal and perturbed models then to choose uncertainty 
weights. A conventional PI-controller has been designed in the worst-case where line/load 
changes are minimum and parameters variations are maximum. Although the PI-controller 
can guarantee nominal performance and robust stability, robust performance cannot be 
achieved. The DK-iteration has been used to achieve robust performance. Also application to 
Ćuk converter is presented in (Tymerski, 1996). The perturbation block has been modeled as 
a diagonal matrix presenting different uncertainties: components uncertainties, load 
uncertainties, and worst-case phase/gain margin. Robust stability is tested using µ-analysis, 
however robust performance is not tested although it is important in practice. In (Wallis and 
Tymerski, 2000) the same modeling procedure has been applied to boost converter with both 
unstructured and structured uncertainties. Control design guarantees nominal and robust 
performances with respect to uncertainties of power converter components. Good comparison 
among controllers of H∞, voltage-mode, voltage-mode with input voltage feed-forward, and 
current-mode has been presented in (Naim, et al., 1997) showing the best capability of H∞-
controller over others. However, uncertainties have been excluded. H∞ loop-shaping 
controllers with/without current feedback, and LQ-controller have been designed for buck 
converter as presented in (Ioannidis and Manias, 1999). Nominal and robust stability and 
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performance are tested using µ-analysis. The simulation and experimental results show the 
potentiality of H∞ loop-shaping controller. 
An excessive work has been done in the field of modeling, analysis, and control design of 
parallel-connected DC/DC converters. Previous studies on parallel-connected DC/DC 
converters have not fully addressed the effect of cable resistances and the interactions among 
converters (Garabandic and Petrovic, 1995) and (Rajagopalan, et al., 1996). Most current-
loop controllers are designed separately to ensure stability. However, the interactions affect 
the stability properties and the dynamic performance has not been studied. Also some 
modeling problems have been raised when Thévènin circuits are considered to model 
paralleled converters. These include complexity and mistreatment of interactions. Models of 
parallel-connected DC/DC converters, which are presented in (Siri and Banda, 1995) and 
(Thottuvelil and Verghese, 1998) can never be perfect because certain characteristics were 
not modeled at all, e.g., variations of power stage components, changes of operating points, 
load alterations, etc. The uncertainties cannot easily be modeled, however they must be 
included in the analysis. Various measures of robustness can be used; robust stability and 
robust performance guarantee that the system performs well in spite of disturbances and 
model uncertainties. Previous studies emphasized the applications of robust control theory to 
DC/DC converters but never tried to utilize theory in practical issues. Application of robust 
control theory to two-buck converters in parallel is presented in (Garabandic and Petrovic, 
1995) where the nominal stability and robust stability in terms of singular values have been 
ensured. The simulation results show good dynamic performance of the system. The work 
has been extended to design robust decentralized control including both structured and 
unstructured uncertainties as presented in (Garabandic, et al., 1998). The simulation results 
show good disturbances rejection capabilities. The necessity of a reliable control system that 
offers robust stability for the overall system and robust performance for its dynamics in 
presence of uncertainties is highly recommended to guarantee that a Telecom power supply is 
robustly uninterruptible. The H∞ control is one optimal solution used to achieve the 
robustness issues for a Telecom power supply. However, the selection of weighting functions 
in H∞ control design is non-trivial and invariably incorporates an iterative procedure where 
the weights are modified in the case of the resulting system failing to meet design 
specifications. Overcoming this difficulty the H∞ loop-shaping design, which combines 
classical loop shaping ideas with H∞ robust stabilization is suggested where the weighting 
functions are selected to shape the singular values of the nominal model as explicitly 
presented in (McFarlane and Glover, 1990) and (Feng, 1995). After all, the constraints of H∞ 
control have made its application in DC/DC converters very limited and raised the necessity 
of use the non-conservative approach that may be more flexible to reach good results. 
However, the design of H∞ controller for DC/DC converters is achieved by injecting the 
current information into the control circuit, which is well-known in practice, i.e., wherever 
the current information has been used as a control parameter, the control design is quite 
flexible.       
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1.5 Outline of the Thesis 
 
This thesis consists of six chapters including the Introduction. The following chapters are 
outlined below: 
Chapter 2: Modeling of DC/DC Converters.  
The aim of this chapter is to utilize the modeling techniques that are used in power 
electronics in order to model DC/DC converters. In the beginning the author has assumed that 
the system operates in CICM with VMC. The state-space averaging and linearization are used 
with the purpose of deriving a linear system representation in either a state-space form or 
transfer function. The multiloop operation model of paralleled converters is also considered 
using the same techniques approaching a linearized system. The control system block 
diagrams are presented that help to formulate the control objectives. 
Chapter 3: Uncertainty Models and Robustness.  
In this chapter, some sets of perturbed models that are used to design robust controllers are 
generated. The structured and unstructured uncertainties are used, however, only the 
parameter variations are considered in both cases. The graphical presentation of uncertainties 
helps to understand the constraints of the use of robust control methods. The controller 
analysis and synthesis for DC/DC converters are also included in order to evaluate the control 
design in the next chapter.  
Chapter 4: Controller Design.  
This chapter presents the analogue design of PID controller for overload protection. The 
practical validation of the design is presented in [P5]. Also the PID-like FLC for overload 
protection is explicitly presented. The key issue is that the cascaded controller should be 
implemented. A constant-voltage controller is designed to ensure robust output and an 
overload controller to protect the converter when it runs overload. Also the control design 
procedures that are based on IMC, for one-unit converter, and H∞ & H∞ LSD, for parallel-
connected converters, are presented.   
Chapter 5: Design Examples. 
The simulation results are presented in this chapter, which is actually a utilization stand of 
previous chapters. It includes FLC and IMC simulation for one-unit converter and PI/PID, 
H∞, and H∞ LSD simulation for parallel-connected converters. The selection of weights is a 
crucial stage to achieve good results. The µ-analysis is also included as a tool of examining 
NS, NP, RS, and RP.  
Chapter 6: Conclusions. 
This chapter includes a summary that gives important issues discussed in the publications 
included in this thesis. Concluding remarks give an overview of the thesis. Author’s 
contribution is given in separate section emphasizing the merit of this work. Also the future 
trends from the author’s viewpoint are remarked.  
Appendices:  Appendix A presents the procedure that is used to model a multiplicative 
uncertainty in this thesis. Appendix B gives some Matlab™ codes and Simulink™ models 
that have been used to generate the results included in this thesis. Appendix C is a glossary 
that belongs to power electronics field. Appendix D is a collection of eight publications that 
this thesis is based on. 
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Chapter 2 
Modeling of DC/DC Converters  
 
 
Averaged models are usually used to represent power electronic systems (Krein, 1998). These 
averaged models are not necessarily linear, so they have to be linearized according to 
conventional methods for nonlinear systems. Linearized models support control design 
methods based on linear systems. This chapter aims to derive the linear models of one-unit 
converter and parallel-connected converters operating in CICM with VMC and PCMC. 
 
2.1 State-Space Averaging Technique 
 
In DC/DC converters, the functional relationships between sources, outputs, and control 
parameters are explored through the use of averaging. The basic DC/DC converters are two-
switched network converters when operated in CICM, in that the system is switched back and 
forth between two linear systems under the control of duty-cycle. In each of the two positions 
of the switch, the system is linear. The dynamic equations of buck converter in Fig. 2.1 can 
be written as 
 
( )
( ) ( ) ( ) ( ) ( ) ( ) ( )s g
d 1
d
L C L C L C
L C
C C C
i t r R r R r r r RRi t u t u t i t
t L R r L R r L L R r
+ +
= − − + +
+ + +
 (2.1-a) 
( )
( ) ( ) ( ) ( ) ( ) ( )g
d 1
d
C
L C
C C C
u t R Ri t u t i t
t C R r C R r C R r
= − −
+ + +
   (2.1-b) 
( ) ( ) ( ) ( )out gC CL C
C C C
r R r RRu t i t u t i t
R r R r R r
= + −
+ + +
                                           (2.1-c) 
 
where ins
( ), when the switch is ON
( )
0, when the switch is OFF
u t
u t =   
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Fig. 2.1 – A simple buck converter feeding a resistive load only considered in simulations. 
However, a real Telecom load is more close to a constant-power load. 
 
The averaged state-space equations can be represented as follows.  
 
x A x E d= +          (2.2-a) 
C x +F dy =           (2.2-b) 
where x
T
L Ci u=    , in gd
T
u i =   , outy u=  
 
ON OFF
( ) ( )
(1 )
1
( ) ( )
A A A
C L C L
C C
C C
r R r R r r R
L R r L R r
R
C R r C R r
δ δ
+ + 
− − + + = + − =  
− + + 
 
( )
( )
ON OFF (1 )
0
E E E
C
C
C
r R
L L R r
R
C R r
δ
δ δ
  + 
= + − =  
− +  
 
ON OFF (1 )C C C C
C C
r R R
R r R r
δ δ  = + − =  + + 
, and ON OFF (1 ) 0F F F C
C
r R
R r
δ δ  = + − = − + 
   
 
2.2 AC-Small Signal Model 
 
A small signal model gives insight into the dynamic properties of the averaged variables in a 
converter. The small signal model can be derived by linearizing the nonlinear equations (2.2). 
Note that the nonlinearity of equations (2.2) is caused by the product of δ(t) uin(t). 
Consider the following nonlinear system 
 
( )1 2, , , ny f x x x= ……        (2.3) 
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The linearization procedure presented in (Ogata, 1997) is based on the expansion of the 
nonlinear function into a Taylor series about the operating points and the retention of only the 
linear terms. The linear mathematical model of equation (2.3) near the operating conditions is 
given by 
 
1 1,0 1 1,0 1 1,0
,0 ,0 ,0
1 2
1 2
d d dˆ ˆ ˆ ˆ
d d d
n n n n n n
nx x x x x x
n
x x x x x x
f f fy x x x
x x x= = =
= = =
= + + +
# # #
""     (2.4) 
 
Therefore, the small signal model can be obtained by using equation (2.4) and can be 
rewritten as follows 
 
ˆ ˆˆ ˆx A x B E dc= + +                      (2.5-a)   
ˆˆˆ C x F dy = +          (2.5-b) 
 
( )
( )
0
in,0
in
g
ˆ ˆ ( )( ) ( ) ( )ˆ ˆ( ) ˆ ( )1 ˆ ( ) 00
( ) ( )
x
CC L C L
CC C L
C
C C C
r Rr R r R r r R
u L L R r u tL R r L R r i t
tL i tR Ru t
C R r C R r C R r
δ
δ
 + + 
− −      ++ +        = + +          
− −     + + +    
  
           (2.6)  
in
g
ˆ ˆ ( )( )ˆ( ) 0 ˆ ( )ˆ ( )
LC C
C C CC
u ti tr R r RRy t
i tR r R r R ru t
      
= + −      + + +      
    (2.7) 
 
The DC solution can be derived as 
 
1
0 0x A B δ−= −  and out,0 0C xu =  
 
then 0 in,0,0L
L
u
i
R r
δ
=
+
 and ,0 0 in,0 out,0C
L
Ru u u
R r
δ= =
+
 
 
Also the transfer functions of the system, as indicated in Fig. 2.3(a), can be derived as 
follows. 
 
( ) ( )
[ ]co p lo out d
1 1 ˆˆ ˆ( ) ( ) ( )
G
C I A B C I A E F d
G G G Z
y s s c s s s− −
=
=
 = − + − + 	
 	
   
 
A small-signal representation of current-controlled buck converter is formed by considering 
the inductor current waveform, as shown in Fig. 2.2, under transient conditions as presented 
in (Schultz, 1993). The sampling of inductor current takes place when ( ) st k Tδ= +  and the 
duty-cycle constraints can, therefore, be written as 
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c c s( ) ( ) ( ) ( )L Li t m t T i t i tδ− = + ∆        (2.8) 
 
From Fig. 2.2, ∆iL can be derived by solving the following governing equations: 
  
1 s2 2L Li i m Tδ δ∆ + ∆ =         (2.9a) 
( ) ( )2 s1 2 1 2L Li i m Tδ δ∆ − − ∆ = −       (2.9b) 
 
where ( )1 in out( ) ( )m u t u t L= −  and  ( )2 out ( )m u t L=  
 
Then ( ) s in1 ( )2L
T
i u t
L
δ δ−
∆ =         (2.10) 
 
c ( )i t
( )Li t
1m 2
m−
cm−
sTδ ( ) s1 Tδ−
skT s( 1)k T+
Li∆
Li∆
 
 
Fig. 2.2 - The waveform of the inductor current. It is used later to derive the control signal 
constraints of PCMC. 
 
By substituting the equation (2.10) into (2.8), we can rewrite the duty-cycle constraints as 
 
( ) s
c c s in
1
( ) ( ) ( ) ( )
2L
T
i t m t T i t u t
L
δ δδ −− = +       (2.11) 
 
which is the same conclusion that has been reached in (Schultz, 1993) and (Suntio, 2002). 
To derive the ac-small signal model, the linearization method in equation (2.4) should be 
applied to equation (2.11). Then the small signal of duty-cycle becomes 
 
( )
( )sc 0 0 in
in,0
c s 0 s
1ˆ ˆ ˆ ˆ( ) ( ) ( ) 1 ( )
21 2
2
L
Tt i t i t u tu Lm T T
L
 
= − − −  + −
δ δ δ
δ
   (2.12) 
m c in
ˆ ˆ ˆ ˆ( ) ( ) ( ) ( )Lt F i t i t q u tδ  = − −         (2.13) 
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After substituting the equation (2.13) into the state-space representation of voltage-controlled 
buck converter, equation (2.2), a new state-space representation for the buck converter with 
PCMC will be obtained. Also new transfer functions can be derived. 
The design of a control system begins with a model of a power converter, which is in 
general a finite dimensional approximation of the physical system. Although the linearized 
model approximates a real power converter quite well at low frequencies, all models are 
inadequate at higher frequencies. Differences between the model and the actual plant are 
treated as model uncertainty, as shown in Fig. 2.3(b). 
 
+
+
+
+
+ ( )K s co ( )G s
lo ( )G s
out ( )Z s
refˆ( ) ( )r s u s=
inˆ ( )u s
outˆ( ) ( )y s u s=
gˆ ( )i s
( )d s
( )c s
_
p ( )G s
d ( )G s
c
ˆ( ) ( ) in VMC
ˆ( ) ( ) in PCMC
c s s
c s i s
δ=
=
 
(a) 
+
+
+ ( )K s( )r s
( )y s
( )d s
( )c s
_ p
( )G s
d ( )G s
i ( ) ( )w s s∆
+
+
pp ( )G s
 
(b) 
 
Fig. 2.3 - The classical feedback system that is commonly used in control design of DC/DC 
converters (a) and modern control system including uncertainty model (b). 
 
2.3 Multiloop Operation of Paralleled DC/DC Converters 
 
Current sharing among converters is the main control issue in parallel converters. The 
common reasons for paralleling power converters are either to increase the power output 
capability above the rating of a single module or to provide for redundancy so that a single 
module failure will not affect the system operation. Paralleling power converters adds 
complexity to the system and typically entails accepting some performance and cost 
compromises. In practice, the control is needed to ensure proper current sharing and many 
effective control schemes have been proposed in previous studies, such as (Choi, 1998), 
(Garabandic and Petrovic, 1995), (Perreault, et al., 1999), and (Thottuvelil and Verghese, 
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1998). One common approach is to employ an active control scheme to force the currents in 
parallel converters to follow the reference current, which is an average current of converters. 
Such a scheme is commonly known as the democratic current sharing scheme (DS) as 
presented in (Jovanovic, et al., 1996) and (Siri, et al., 1992). If the reference current is the 
output current of one converter, such a scheme is known as the master-slave current sharing 
scheme (MS) as presented in (Panov, et al., 1997), (Rajagopalan, et al., 1996), and (Siri, et 
al., 1992). The essence of an active control is to monitor the difference between the reference 
current and the output current of each converter and incorporate this information into the 
control of voltage-loop. The necessity of reliable control system that offers robust stability for 
the overall system and robust performance for its dynamics in presence of uncertainties is 
recommended, as presented in (Buso, 1999), (Garabandic and Petrovic, 1995), and 
(Tymerski, 1996). However only a single module has been considered. The procedure of 
designing a robust controller requires a model that takes the uncertainties of the system into 
consideration, as studied in (Skogestad and Postlethwaite, 1996).  
 
2.3.1 Single-Loop Approach 
 
In practice, parallel-connected DC/DC converters may be located far apart and may require 
unequal lengths of cable connecting them to bus bar where the load they share is connected 
to. The unequal cable lengths and interconnection points to bus bar between converters result 
in different impedances and contribute to the current-share distribution, as shown in Fig. 2.4. 
Concluding, all interconnection resistances should be included in the derived model. In (Siri 
and Banda, 1995) and (Thottuvelil and Verghese, 1998), the cable resistance has been taken 
into account when the comparison between different control techniques was carried out. The 
converter cable has significant impact on the performance of parallel-connected converters 
and, therefore, should be included in converter design. The state-space representation of 
averaged and linearized model that helps to derive all transfer functions of the system 
including interactions is presented in the next section.  
 
A. State-Space Representation 
 
According to Fig. 2.4 and after manipulating the dynamic equations that describe the system 
behavior, the state equations taking into account all interconnection resistances can be written 
as follows: 
 
in s il ul gl gd di M u M i M u ML L Ct i= − − +       (2.14) 
ic uc gc gd du M i M u MC L Ct i= − −        (2.15) 
where 
1 2 1 2 1 2s s s s
, ,i u u
n n n
T T T
L L L L C C C Ci i i u u u u u u     = = =     " " " , 
 
and ins
, when the switch is ON
0, when the switch is OFF
j
j
u
u

= 
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Fig. 2.4 – Parallel-connected DC/DC converters including all cable and interconnection 
resistances feeding a resistive load. 
 
out iu uu ug gu M i M u ML C i= + −        (2.16) 
out ii ui ig gi M i M u ML C i= + +        (2.17) 
1 2 1 2out out out out out out out out
,u i
n n
T T
u u u i i i   = =   " "   
 
All matrices presented in equations (2.14) and (2.15) are dependent on the power stage 
components and obtained from the dynamic equations of multiloop operation of paralleled 
DC/DC converters. 
 
( )
( ) ( ) ( )( ) ( )
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( ) ( )
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1 2
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diag , , , diag , , ,
diag 1 ,1 , ,1 diag , , ,
diag , , ,
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M M
n n
n
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( )ii 1 2 icdiag , , ,M I Mn nC C C= − "  
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After averaging and linearization of the previous equations, a linear time-invariant system is 
realized and represented in state-space form. 
 
in,0 0in,u inil ul in, gl
ic uc gc g
ˆ ˆ ˆd ˆ
ˆ0ˆ ˆ 0d
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in,u in in,0 in,0 in,0
diag , , ,
diag , , ,
M M
M M
n
n
u u u
δ δ δ δ=
=
"
"
    
 
VM
ˆ ˆˆ ˆx A x B c E d= + +        (2.18) 
VM
ˆˆ ˆ ˆy C x D c F d= + +  where [ ]0D =        (2.19) 
 
In order to derive the AC-small-signal model in the state-space representation for paralleled 
DC/DC converters operating in CICM with PCMC, equation (2.13) is recalled 
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m c in
ˆ ˆ ˆ ˆLF i i q uδ  = − −   
 
The matrix form of the previous equation can be written as 
 
m c m mq in
ˆ ˆ ˆ ˆδ F i F i F uL= − −        (2.20) 
 
where ( )1 2m m m mdiag , , ,F nF F F= "  and ( )1 2mq m 1 m 2 mdiag , , ,F n nF q F q F q= " . 
After substituting the equation (2.20) into equations (2.18) and (2.19), the ac-small-signal 
model can be derived. 
  
in,0 in,0 0 in,0il in,u m ul in,u m in, in,u mq gl in
c
gic uc gc
ˆ ˆ ˆd ˆ
ˆˆ ˆ 0 0d
M M F M M F M M F M ui i
i
u u iM M M
L L
C Ct
δ− − − −          
= + +          
− −                    
 
CM
ˆ ˆˆ ˆx A x B c E d= + +        (2.21) 
CM
ˆˆ ˆ ˆy C x D c F d= + +  where [ ]0D =        (2.22) 
 
B. Transfer Matrices 
 
From the state-space representation, all transfer functions of the system including interactions 
can be derived as follows 
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       (2.23) 
where c(s) is cVM(s) in case of VMC and cCM(s) in case of PCMC. Also lo_u jiG  is the line-to-
output voltage, co_u jiG  is the control-to-output voltage, out jZ  is the load-to-output voltage, 
lo_i jq
G  is the line-to-output current, co_i jqG  is the control-to-output current, i jG  is the load-to-
output current transfer functions. For simplicity equation (2.23) can be reformulated in 
general form with omitting hats as 
 
p dy G c G d= +        (2.24) 
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where y is an output vector, c is a control vector, d is a disturbance vector, Gp is a plant 
model, and Gd is a disturbance model.  
The closed-loop structure of paralleled DC/DC converters including uncertainty models 
and performance objectives is shown in Fig. 2.5 where the true paralleled DC/DC converters 
model is represented by dashed box. Note that Wip and Wid are the uncertainty weights of 
plant and disturbance model, respectively. Wp is a performance weight, which is usually a 
low-pass filter used to achieve the desired closed-loop characteristic. Wn is a measurement 
noise weight, which is a high-pass filter. Wc is a control command weight. Wr and Wd are 
scaling matrices. 
 
+
+
+
( )d s
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+
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+ +
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_
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( )e s ( )c s
( )y s
( )K s
 
 
Fig. 2.5 – The control system of paralleled DC/DC converters including all uncertainties, 
which are presented as a multiplicative-input uncertainty.  
 
2.3.2 Two-Loop Approach 
 
In order to design a practical robust control of paralleled DC/DC converters, as shown in Fig. 
2.4, the overall system is composed of two-MIMO subsystems, for voltage-loop and current-
loop. The actual plant models consist of nominal plant models and uncertainty models. 
  
u pu du
i pi di
y G G
c dy G G
     
= +          
        (2.23)  
 
where the subscript “v” stands for voltage-loop subsystem and “i” for current-loop 
subsystem. The voltage-loop consists of n-SISO subsystems, where n is the number of 
converters in parallel that can be designed separately. 
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u uu p d
G d
j j jj j
y G c= + , where j = 1, 2, … , n       (2.24) 
 
The voltage-loop design problem is illustrated in Fig. 2.6 when the disconnection at point “a” 
occurs. The design objective is to determine the controller parameters so that the system is 
robust with respect to changes in the line and load disturbances as well as in the plant model. 
Note that Q-block in Fig. 2.6 is used to employ either master-slave current sharing scheme 
(MS) or democratic current sharing scheme (DS). 
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Fig. 2.6 - The control configuration of paralleled DC/DC converters including all 
uncertainties. The control of voltage-loop is considered when it is isolated from the current-
loop by breaking the connection at point a.  
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Chapter 3 
Uncertainty Models and  
Robustness 
 
 
The term uncertainty refers to the differences or errors between models and real systems. 
Whatever methodology is used to present these errors will be called an uncertainty model. 
For the study of robust stability and robust performance, we assume that the actual plant is 
represented by a transfer matrix that belongs to an uncertainty model set. 
 
3.1 Uncertainty Model 
 
The uncertainty of the plant model may be due to many reasons, such as linearization, 
different operating conditions, and the variation in power stage components. The uncertainty 
may be represented in parametric form or in terms of gain and phase bounds. A family of 
plants may be represented by a nominal model and uncertainty bound. A set of parametric 
uncertainty models can be generated if we have taken the following parameter variations in 
consideration, as presented in [P1-P4]: 
• Uncertainty in passive components, i.e., capacitors and inductors: According to 
manufacturer, the variation of L can be about ±15% of nominal value and of C about 
from -50% to +20%. Note that, in the simulations, the variations of L were about ±10% 
and of C about ±20%. 
• Uncertainty in parasitic elements, i.e., ESR of L and C: They depend on manufacturing of 
L and C. The variations can reach to +90% of nominal values. 
• Uncertainty in dynamic load, i.e., resistive load: The output power of a Telecom power 
system can be varied from 10% to 90% of its maximum. 
• Uncertainty in line source, i.e., input voltage: Due to the utility supply discontinuity the 
variations of line source can be about ±20% of nominal value. 
• Uncertainty in interconnection resistances, i.e., resistances of cable and interconnection  
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points between converters: The variations of these resistances can reach to +90% of nominal 
values. 
When the voltage-mode control (VMC) is applied to two-buck converters connected in 
parallel, Fig. 3.1 shows the dominant parameters that affect considerably on the modeling of 
the uncertainty. When the H∞ norm of the relative error is more than one, the uncertain 
parameters present the worst-case situation that is extremely difficult to control. It is obvious 
that the inductors’ values, L, have a big effect on the resulting relative errors. Also the 
capacitors’ values, C, have a considerable effect. Therefore, in design level the output 
inductors should be selected with minimum tolerances as much as possible. As a matter of 
fact, the minimum tolerances of inductors that exist in market are ±15%. 
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(d)                                                                           (e) 
Fig. 3.1 – The H∞-norm of the relative error between the perturbed, Gpp, and nominal, Gp, 
plant models. The worst-case is when the H∞-norm goes over unity, (a) L vs. rC, (b) L vs. rL, 
(c) L vs. C, (d) C vs. rC, and (e) C vs. rL. 
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3.1.1 Structured Uncertainty  
 
A general procedure to treat the parametric uncertainty is presented in, e.g., (Skogestad and 
Postlethwaite, 1996), (Tymerski, 1996). The structured uncertainty is here modeled by 
comparing the worst-case perturbed model to the nominal model. That worst-case model 
produces the largest peak of the relative errors when comparing to the nominal model.  
Consider the perturbed plant models of equation (2.23) as shown in Fig. 2.6. 
 
( )u u 1pp p p pG C I A Bs −= −  (For voltage-loop)      (3.1) 
( )i i 1pp p p pG C I A Bs −= −  (For current-loop)      (3.2)  
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+
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+c
+
+
+
+
+
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iCc
uy
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iC
∆
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B∆ uy
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∆
up
G
ip
G
 
(a)                                                     (b) 
Fig. 3.2 - The parametric uncertainty in state-space representation, (a), and its equivalent, (b) 
that inserts into the control system of Fig. 2.6. 
 
These transfer matrices can be presented as a perturbed state-space model as follows. 
 
u i
p p
u p i pand
x A x B u
y C x y C x
= +
= =

         (3.3) 
 
The perturbed state-space matrices can be realized as shown in Fig. 3.2(a), and Fig. 3.2(b) 
shows how to adapt the uncertainty model into Fig. 2.6. 
 
pA A A= +∆ , pB B B= +∆ , i ip iC C C= +∆ , and u up uC C C= +∆  
 
where A, B, Ci, and Cu model the nominal system, ∆A, ∆B, ∆Ci, and ∆Cu model the uncertainty, 
i.e., the real parameter variations in power components of converters. The uncertain 
perturbations are chosen into a block-diagonal matrix as follows. 
 
( )u up diag , ,A B C=∆ ∆ ∆ ∆          (3.4) 
( )i ip diag , ,A B C=∆ ∆ ∆ ∆          (3.5) 
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3.1.2 Unstructured Uncertainty 
 
The unstructured uncertainty can be represented using additive uncertainty or inverse additive 
uncertainty, multiplicative input uncertainty or inverse multiplicative input uncertainty, and 
multiplicative output uncertainty or inverse multiplicative output uncertainty, for more details 
see (Skogestad and Postlethwaite, 1996). However, in this text the multiplicative input 
uncertainty is used because other uncertainty representations cannot give better results. For 
SISO systems, the multiplicative uncertainty bound in which the family of the plant is 
defined as 
 
pp p
pp ip
p
:
G G
G w
G
 
− 
= ≤   
G        (3.6) 
 
where Gpp, Gp, and |wip|, represent the actual plant, nominal model, and multiplicative 
uncertainty bounds, respectively.  Thus any member of G satisfies 
 
( )pp p ip p1G G w= + ∆ , where p 1∆ ≤ ∀ω       (3.7) 
 
For MIMO systems, the multiplicative input uncertainty is used to represent the model 
uncertainty. The performance objective is that the ∞-norm of transfer function from w to z be 
small for all possible uncertainty transfer functions ∆. These uncertainties have been lumped 
together into one block uncertainty at the input of a nominal model, as shown in Fig. 2.5. The 
nominal plant Gp and the uncertainty weight Wip parameterize an entire set of plants, G, 
which must be suitably controlled by the robust controller K.    
 
( ){ }p p ip p p: is stable and 1G I Wn
∞
= + ≤∆ ∆ ∆G      (3.8) 
 
The unknown transfer function p ( )s∆  is used to parameterize the difference between the 
nominal model Gp and the actual behavior of real system, Gpp. To do this, the weight Wip 
should be chosen so that the normalized perturbation satisfies 
 
( ){ }
pp
1
p pp p ipmaxG G G G w
−
∈
σ − ≤ ∀ω
G
,  where Wip = wip In   (3.9)  
 
Also the weight Wid should be chosen so that the normalized perturbation satisfies 
 
( ){ }
dd
1
d dd d idmaxG G G G w
−
∈
σ − ≤ ∀ω
G
,  where Wid = wid In   (3.10) 
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(e)                                                                      (f) 
 
Fig. 3.3 – The relative errors’ plots for a single buck converter operating in CICM with VMC 
(a) variations in power components for Gp, (b) for Gd, (c) variations in line source and load 
for Gp, (d) for Gd, (e) variations in power components, line source, and load for Gp, (f) for Gd. 
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Fig. 3.4 – The relative errors’ plots for a single buck converter operating in CICM with 
PCMC (a) variations in power components for Gp, (b) for Gd, (c) variations in line source and 
load for Gp, (d) for Gd, (e) variations in power components, line source, and load for Gp, (f) 
for Gd. 
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Fig. 3.5 – The relative errors’ plots for two-buck converters connected in parallel and  
operating in CICM with VMC. The variations are only in power components, (a) for Gp, (b) 
for Gd, (c) for Gpu, (d) for Gdu, (e) for Gpi, (f) for Gdi. 
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Fig. 3.6 – The relative errors’ plots for two-buck converters connected in parallel and  
operating in CICM with PCMC. The variations are only in power components, (a) for Gp, (b) 
for Gd, (c) for Gpu, (d) for Gdu, (e) for Gpi, (f) for Gdi. 
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The graphical representations of uncertainties are presented in Fig. 3.3 and Fig. 3.4 for a 
single-buck converter with VMC and PCMC, respectively, and in Fig. 3.5 and Fig. 3.6 for 
two-buck converters with VMC and PCMC, respectively. If the H∞-norm of relative error is 
more than unity, the influence of uncertain parameters on the system is greater than the 
nominal ones. From these graphs we can conclude the following remarks: 
• The uncertain plant models’ variations of a single-buck converter can be the same as of 
two-buck converters in parallel. However it is not for the uncertain disturbance models 
due to the common load that is used in both cases. 
• The line source and load variations for a voltage-controlled-buck converter are much less 
than for a current-controlled buck converter and vice versa for the variations of power 
components. This is a consequence of the feed forward of input/inductor current, iL, into 
the control circuit. 
• In parallel-connected configuration, the uncertainty considering the variations of power 
components is much less when PCMC is used than when VMC, as can be seen by 
comparing Fig. 3.5 with Fig. 3.6. The reason is that the converters with VMC have been 
presented as a resonant system. 
• In the case of two-loop approach, the voltage-loop is very sensitive to power component 
variations and more than in the single-loop approach. 
 
3.2 Control Issues 
 
3.2.1 Single Converter 
 
The objective of the controller design is the robust stability for all members of the family of 
plants G. Performance of the controller should also include set-point tracking, disturbance 
rejection, and suppression of measurement noise. It is well understood that the designer has to 
make a basic trade-off between the objectives of tracking and noise suppression.  The 
performance of a closed loop system can be judged by its sensitivity and complementary 
sensitivity functions. The sensitivity function S(s) relates the disturbances to the output, and 
the complementary sensitivity function T(s) relates the set point to the output. 
Considering the closed loop classical feedback system, as shown in Fig. 2.3, the sensitivity 
and complementary functions are defined as 
 
p
1( )
1
S s
G K
=
+
 and p
p
( )
1
G K
T s
G K
=
+
       (3.11) 
 
The H∞ optimal controller minimizes the ∞-norm of the sensitivity function S(s) weighted by 
p ( )w s . 
  
p p
ω
min min sup
K K
S w S w
∞
=        (3.12) 
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If the optimal controller K is designed with a particular p ( )w s , the sensitivity function bound 
should satisfy the following constraint. 
 
1
p( ω) ( ω) , ωS j w j
−
< ∀        (3.13) 
 
The bound 
1
p ( ω)w j
−
 forces the sensitivity function to be small in the frequency range where 
large disturbances are anticipated. The nominal performance will be achieved, if p 1S w
∞
<  
for all ω. For robust stability, the complementary sensitivity T(s) should be small in the 
frequency range where the model uncertainty measured by i ( )w s  is large, i.e., i 1T w ∞ <  for 
all ω. Robust performance is achieved by satisfying both nominal performance and robust 
stability with some margin, i.e.,  
 
i p 1T w S w+ <  for all ω       (3.14) 
 
3.2.2 Paralleled DC/DC Converters 
 
A. For Single-Loop Approach 
 
According to Fig. 2.5, the interconnection system transfer matrix from [ ]v w c T∆  to 
[ ]y z e T∆  can be written as 
 
11 12 1
21 22 2
1 2
11 11 12
11 12
11 11 12
21 22
21 21 22
( )
P P P
P P
P P P P
P P
P P P
s
   
= =       
      (3.15) 
 
The general control configuration in Fig. 3.7(b), which is used for analysis procedure, is 
obtained by using a lower LFT (linear fractional transformation) of Fig. 3.7(a). The closed-
loop transfer matrix from [ ]v w T∆  to [ ]y z T∆  can be written as 
 
( ) ( ) 1l 11 12 22 21
11 12
21 22
,N P K P P K I P K P
N N
N N
−
= = + −
 
=   
F
      (3.16) 
 
where [ ]v c d T∆ ∆ ∆= , [ ]w r d n T= , [ ]c dy y y T∆ = , and [ ] ( )1 2 p r uz z z W y W r W c TT  = = −  .  
To ensure good performance with a small input usage, i.e., z is small, we would like to 
have 22N ∞  small, i.e., all the MIMO transfer function in equation (3.16) are small. The H∞-
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norm is defined as the maximum singular value over all frequencies, i.e., max
ω
sup
∞
• = •σ . 
The uncertain closed-loop transfer matrix F from w to z, which is presented in Fig. 2.5, is 
obtained by using an upper LFT 
 
( ) ( ) 1u 22 21 11 12
p o r p o dd d p i n
c i r c i dd d c i n
,F N N N I N N
W S W W S G W W TW
W S KW W S KG W W S KW
−
= = + −
− − 
=  
− − 
∆ ∆ ∆F
     (3.17) 
 
where the sensitivity and the complementary sensitivity matrices of the perturbed system are 
defined as 
 
( ) 1o ppS I G K −= +  and ( ) 1i ppS I KG −= +        (3.18) 
( ) 1o pp ppT G K I G K −= +  and ( ) 1i pp ppT I KG KG−= +      (3.19) 
 
For robust stability, the system must remain stable for all plants in the uncertainty set. This 
should satisfy that F(s) is stable for all ∆ where 1
∞
≤∆ , which is equivalent to 
 
11 1N ∞ <  for all ω        (3.20) 
 
( )s∆
( )P s
( )K s
( )w s ( )z s
( )c s
( )v s∆ ( )y s∆
( )e s
 
(a) 
( )G s
( )w s ( )z s
( )F s
( )c s ( )e s
( )K s
               
( )s∆
( )N s( )w s ( )z s
( )v s∆ ( )y s∆
( )F s  
(b)                                                                                      (c) 
Fig. 3.7 – Configurations of control system. The general control system is used to design the 
controller and analyze the system in the presence of uncertainty (a). In designing of feedback 
controller we have to use the perturbed model (b), however, in analysis we have to consider 
the uncertainty for testing (c). 
Chapter 3                                                        Uncertainty Models and Robustness 
 36
Robust performance is achieved if robust stability is satisfied and the transfer matrix from w 
to z is small for all plants in the uncertainty set, i.e.,  
 
1F
∞
<  for all ∆  where 1
∞
≤∆        (3.21) 
 
B. For Two-Loop Approach 
 
According to Fig. 2.6, the control design procedure is first to design the voltage-loop and then 
the current-loop. Here we will design and analyze the robust control of the closed-loop 
system in Fig. 3.9, i.e., current-loop design. However, the same procedure has been applied to 
the closed-loop system in Fig 3.8, i.e., voltage-loop design.  
From Fig. 3.9(a), P is the nominal system, Ku is the voltage-loop controller, Ki is the 
current-loop controller, and the ∆ is the uncertainty, which is presented as 
 
{ }{ }u ip p: diag , , 1∞∈ ≡ = ≤∆ ∆ ∆ ∆ ∆ ∆∆       (3.22) 
 
Using upper linear fractional transformation (upper-LFT), the system may be represented as 
in Fig. 3.9(b), where G is the perturbed transfer matrix from w and c to z and e. This 
configuration is used to design the controller that stabilizes the system in presence of 
uncertainty. The closed-loop transfer matrix from [ ]v w T∆  to [ ]y z T∆  can be written in the 
form of a lower LFT, which is used to analyze the overall system. 
 
( ) ( ) 1l 11 12 22 21
11 12
21 22
,N P K P P K I P K P
N N
N N
−
= = + −
 
=   
F
       (3.23) 
 
where 
u i
v c c
T
∆ ∆ ∆ =   , [ ]u iw r d n n T= , u ic cy y y
T
∆  =   , and [ ]u iz z z T= . 
To ensure good performance, we would like to have 22N ∞  small. The uncertain closed-
loop transfer matrix F(s) from w to z is obtained by using an upper LFT 
 
( ) ( ) 1u 22 21 11 12,F N N N N NI −= = + −∆ ∆ ∆F       (3.24) 
 
For robust stability, the system must remain stable for all plants in the uncertainty set. This 
should satisfy that F(s) is stable for all ∆ where 1
∞
≤∆ . Robust performance is achieved if 
robust stability is satisfied and the transfer matrix from w to z is small for all plants in the 
uncertainty set.  
 
( ) 1 for all where 1F   s
∞ ∞
< ≤∆ ∆         (3.25) 
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up
( )s∆
u ( )P s
u ( )K s
( )w s u ( )z s
u ( )c s u ( )e s
u
( )c s∆ uc ( )y s
 
(a) 
u ( )G s
u ( )w s u ( )z s
u ( )F s
u ( )c s u ( )e s
u ( )K s
up
( )s∆
u ( )N s
u ( )w s u ( )z s
u
( )c s∆ uc ( )y s
u ( )F s  
(b)                                                                            (c) 
Fig. 3.8 - The general configurations are considered to design and analysis the voltage-loop 
control of paralleled DC/DC converters in the presence of uncertainty, (a) the general control 
configuration, (b), the perturbed model that is used to design a voltage-loop controller, (c) the 
closed-loop system that is used to analyze the voltage-loop in the presence of uncertainties. 
  
u
i
p
p
0
0
∆
∆
( )P s
u ( )K s
( )w s ( )z s
u ( )c s u ( )e s
( )v s∆ ( )y s∆
i ( )K s
i ( )c s i ( )e s
 
(a) 
( )s∆
( )N s( )w s ( )z s
( )v s∆ ( )y s∆
( )F s
( )G s
( )w s ( )z s
( )F s
i ( )c s i ( )e s
i ( )K s
 
(b)                                                                          (c) 
Fig. 3.9 - The general configurations are considered to design and analysis the current-loop 
control of paralleled DC/DC converters in the presence of uncertainty, (a) the general control 
configuration, (b) the perturbed model that is used to design a current-loop controller, (c) the 
closed-loop system that is used to analyze the overall system in the presence of uncertainties.  
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3.3 Quantitative Conversion of Power Electronics Specifications 
 
In the next chapter the control design of DC/DC converters are developed under different 
specifications. The first part, i.e., when designing analogue and fuzzy overload controllers, 
can be quite understandable to power electronics designers due to using the specifications 
that are written in power electronics expressions. However, the last part, i.e., when using the 
robust control, may raise many questions, because the design specifications are expressed in 
robust control terms. In order to overcome these difficulties, the common specifications of 
power supply design in terms of robust control is presented in Table 3.1 where the contents is 
based on (Ridley, et al., 1988) and (Skogestad and Postlethwaite, 1996). 
 
TABLE 3.1 – The translation of power electronics specifications  
to robust control expressions 
Power 
Electronics 
 The power supply must be stable under all operating conditions of line and load  
 
Robust 
Control 
 
SISO 
NS  has all ploes in LHPS⇔   
MIMO 
NS has all poles in LHP
(Internally stable)
N ⇔
 
 
 
Power 
Electronics 
 Input-output noise transmission (audio susceptibility) must be less than a specified 
maximum. 
 The settling time and peak overshoot of the dynamic response to a step-load change 
must be less than a specified maximum.  
 The output must remain within a specified range for all operating conditions of line 
and load. 
Robust 
Control 
 
SISO p
NP 1, ωw S⇔ < ∀   
MIMO 22
NP 1, ω 
and NS
N
∞
⇔ < ∀
 
Power 
Electronics 
 The power supply must be stable under all operating conditions, with all possible 
component variations that may occur during the lifetime of the system. 
Robust 
Control 
 
SISO i
RS 1, ωwT⇔ < ∀   
MIMO 11
RS 1, ω 
and NS
N
∞
⇔ < ∀
 
Power 
Electronics 
 The output must remain within a specified range for all operating conditions, with 
all possible component variations that may occur during the lifetime of the system. 
Robust 
Control 
 
SISO p i
RP 1, ωw S wT⇔ + < ∀   
MIMO 
RP 1, ω
ˆ1 and 1 and NS
F
∞
∞
∞
⇔ < ∀
< <∆ ∆
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Chapter 4 
Controller Design 
 
 
4.1 PID-Control 
 
In this section, the use of modified PID-algorithm to control DC/DC converters results in the 
desired output and provides satisfactory control. Modified PID controller is used to avoid the 
set-point kick phenomenon by applying the differentiation only on the output voltage but not 
on the reference voltage as described in (Åström and Hägglund, 1995) and (Ogata, 1997).  
PID control is used in order to find the best control scheme that ensures the stability of the 
closed-loop system and at the same time satisfies the performance requirements. Additional 
information extracted from the simulation tools is exploited to securely tune the controller. 
The transfer function of the modified PID-controller can be written as  
 
( ) dc p ref out ref out out
i d
1( ) ( ) ( ) ( ) ( ) ( )
1
sTu s K bu s u s u s u s u s
T s sT N
 
= − + − − 
+                 (4.1) 
 
where the derivative part has been modified to prevent a large amplification of changes in the 
reference voltage. 
A search for the best set of PID-parameters that gives the desired performance to the 
control loop is difficult and computationally expensive, see (Maffezzoni and Rocco, 1995). 
However, by achieving the performance requirements of the output voltage and inductor 
current, it is possible to find a set of PID-parameters that can be used as a first guess in 
optimization procedure in order to obtain optimum parameters for PID controller. This has 
been used in (Gadoura, et al., 1998b) and (Gadoura, et al., 1999b).  
The optimal principle to control a Telecom rectifier is to use cascaded voltage/ current 
control as shown in Fig. 4.1 [P5], if the stringent noise requirements are to be met. The 
constant-voltage controller can be implemented by using ground referenced modified PID 
controller.  
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1
Constant-Voltage Controller
Overload Controller
FR FC
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1R
1Z
R
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R
CLR
CLu
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_
_
+
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+
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Modified Constant-Power Controller
+
+
_
+
-
Constant-Current Controller
+
-
CLu
1Cu
1OP
FCR
FCZ
FCC
+
_
+
_
_
FCR
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CR
FCC
FCZ 1CR 2CR
0CVR
2OP OP2u3CVR
2CVR
2CVC1CVC
1CVR
1CVu
outαu
outβi 2Cu
refβi
aveu
 
(a)                                                                                    (b) 
Fig. 4.1 – The practical analogue cascaded controller; (a) constant voltage controller, and (b) 
overload controller. 
 
The modified derivative part is used to overcome the audio-susceptibility problems at 
CICM and DICM boundary and also to eliminate the overshoot when changing voltage 
reference. Because of the inverting amplifier principle of point 1, as shown in Fig. 4.1(a), it is 
easy to connect other controller actions to the constant-voltage controller in such a way that 
they are automatically called for or disconnected from the action by using a diode, e.g. u1, 
(Gadoura, et al., 1999a). 
The overload-protection controller can be implemented by using a constant-current 
controller, i.e. output current limiting, and voltage modulator as shown in Fig. 4.1(b). The 
modified output power limiting ( )out 1u u≥  is implemented by modulating the current 
reference by means of output voltage. The modulating signal must be filtered sufficiently to 
reduce the effect of positive feedback from output voltage. 
The earlier mentioned mode-change points, Fig. 1.3, are stabilized by using a diode u2C as 
shown in Fig. 4.1(b). The PI controller parameters are effectively modulated by the level of 
error signal. Integrating amplifiers tend to saturate when not at linear operating mode and 
cause delayed operation when called for action. This problem is corrected by changing the 
amplifier from PI to P mode by means a diode u1C when the controller is not in active limiting 
Chapter 4                                                                                     Control Design 
 41 
 
mode as shown in Fig. 4.1(b). The constant-current limiting ( )out 2u u<  is implemented by 
saturating the modulation voltage uOP2 by means of diode u1CV. 
 
4.2 Fuzzy-Logic Control 
 
Fuzzy-logic control (FLC) serves as an example of the more conventional controllers. The 
conventional controllers manage a complex control surface by reading sensor information, 
executing a mathematical model, and making changes to the device actuators. However, 
fuzzy-logic controllers manage this complex control surface through heuristics rather than a 
mathematical model (Cox, 1999). In addition, a fuzzy system is able to approximate, to any 
level of precision, any continuous linear or nonlinear function. FLC employs fuzzy sets to 
represent the semantic properties of each control and solution variable, and processes its input 
and output by using a set of fuzzy IF-THEN rules that associate an input value, through a 
collection of fuzzy sets, into a new output representation, (Wang, 1997). 
 
4.2.1 Principles 
 
The basic configuration of a fuzzy-logic controller (FLC) is shown in Fig. 4.2. The fuzzifier 
transforms a real-valued variable into a fuzzy set and the defuzzifier transforms a fuzzy set 
into a real-valued variable. The fuzzy rule base represents the collection of fuzzy IF-THEN 
rules. The fuzzy inference engine combines these fuzzy IF-THEN rules into a mapping from 
fuzzy sets in the input space Φ to fuzzy sets in the output space Θ based on fuzzy logic 
principles, (Reznik, 1997) 
 
Fuzzy Rule Base
Fuzzy Inference
Engine
Fuzzifier Defuzzifier
 in φ Φ  in θ Θ
 
 
Fig. 4.2 - The basic configuration of fuzzy-logic controller that consists of three parts: 
fuzzifier converting the input to fuzzy sets, defuzzifier producing the crisp output, and fuzzy 
inference engine governing by fuzzy rules. 
 
In the case of DC/DC converters, the derivation of the fuzzy rules is considered to 
improve the converter performances in terms of dynamic response and robustness and is 
based on the following criteria as partly presented in (Mattavelli, et al., 1997) and (So, et al., 
1996): 
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1. When the output of the converter is far from the reference voltage, the change of control 
signal must be large to bring the output to the reference quickly. 
2. When the output of the converter is moving closer the reference, the change of control 
signal is small. 
3. When the output of the converter is near the reference and is moving closer to it rapidly, 
the control signal must be kept constant to prevent overshoot. 
4. When the reference voltage is reached and the output voltage is still changing, the change 
of control signal is very small preventing the output from moving away. 
5. When the reference voltage is reached and the output voltage is steady, the control signal 
is constant. 
6. When the output voltage is above the reference voltage, the sign of the change of control 
signal must be negative and vice versa. 
 
4.2.2 Constant Voltage Controller 
 
The layout structure of fuzzy voltage controller is shown in Fig. 4.3, which is appropriate in 
order to avoid the difficulty of writing fuzzy rules for the integral part, (Jantzen, 1998) and 
(Yen and Langari, 1999). 
 
FLC - 1
Constant-
Voltage
Controller
a1
b1
c1
1 - z-1
z-1 / (1 - z-1)
d1 Duty-cycle
+
+
ceu uo
eu
uα e
 
 
Fig. 4.3 - The structure of practical PID-like FLC. FLC-1 has two inputs; the error and its 
change. The output is added to the integral part. 
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Fig. 4.4 - The membership functions of the inputs, eu, ei, ceu, cei, and outputs, uo, co, of both 
PID-like FLC and PI-like FLC. 
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The controller inputs are the output voltage error ‘eu’ and its derivative ‘ceu’ with gains a1, 
and b1, respectively. The integral part with gain c1 is added to the controller output ‘uo’ with 
gain d1 to generate the duty cycle that controls the operation of buck converter. As shown in 
Fig. 4.4, the fuzzy sets are defined for each input and output variable. Five linguistic terms, 
positive big, positive small, zero, negative small, and negative big, have been chosen for 
input and output variables in order to smooth the control action. By using scaling factors the 
value of each input and output variable is normalized in [-1,1]. The fuzzy rules can be derived 
in order to improve the converter performances in terms of dynamic response and robustness 
as shown in Table 4.1. The inferred output of each rule is generated using Mamdani’s min 
fuzzy implication. The defuzzification operation is performed to obtain a crisp result form 
inferred results of all involved rules using the center of gravity method. Fig. 4.5 gives a 
graphical representation of Table 4.1. 
 
TABLE 4.1 – The fuzzy rules of FLC that are used in both 
PID-like FLC and PI-like FLC 
 ce 
 PB PS Z NS NB 
PB PB PB PB Z NS 
PS PB PS PS Z NS 
Z PS Z Z Z NS 
NS PS Z NS SN NB 
 
 
  e 
NB PS Z NB NB NB 
 
-1
-0.5
0
0.5
1
-1 
-0.5 
0 
0.5 
1 
-0.5 
0 
0.5 
eu and ei ceu and cei 
u o
 a
nd
 c
o 
 
Fig. 4.5 – Graphical representation of Table 4.1. The output action (control command) shows 
to be smooth when the inputs change.  
 
4.2.3 Overload Controller 
 
The implemented structure of PI-like FLC is shown in Fig. 4.6. The controller inputs are 
modified output current error ‘ei’ and its change ‘cei’ with gains a2 and b2, respectively. The 
integration of the controller output ‘co’ with gain d2 will yield ‘∆uref’, which is the required 
change at output voltage reference to follow the presented output characteristics, Fig. 1.3, at 
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overload. Fuzzy sets are defined for each input and output variable. Five linguistic terms are 
chosen as in the case of constant-voltage controller. The input variables are scaled to [-1,1] 
by means of gains a2 and b2. The output variable is limited to [0,-60] in order to ensure 
operation down to short circuit. Also the fuzzy rules are the same as those have been used in 
constant-voltage controller. The PI-like FLC in Fig. 4.6 is almost the same configuration of 
PD-like FLC except for the integrator on the output, (Jantzen, 1998). 
 
FLC - 2
Overload
 Controller
a2
b21 - z-1
z-1 / (1 - z-1)d2
PD-like FLC
cei
co
ei
uref
iα e
 
 
Fig. 4.6 - The structure of fuzzy overload controller, which is a PD-like FLC with an 
integrator on its output. 
 
4.2.4 Tuning Procedure of PID-like FLC 
 
The tuning procedure of PID-like FLC that is used in [P6] can be simplified as follows, as 
proposed in (Jantzen, 1998): 
 
1. Use the PID parameters that are obtained by using Kappa-Tau tuning rules as presented 
in (Gadoura, et al., 1999b). 
2. Replace the summation in PID-controller, as shown in Fig. 4.3, by fuzzy controller, 
which has the following structure: 
• It has two inputs that are an error and change in error, and one output. 
• Five memberships are chosen for input and output variables, PB, PS, Z, NS, and 
NB, in order to smooth the control action. 
• Create the fuzzy rules, as shown in Table 4.1, in order to improve the converter 
output performance and based on the criteria that is presented in Section 4.2.1. 
3. Normalize all values of input and output variables by using the gains, a1, b1, c1, and d1. 
• 1 1 pa d P K= = , so that 
p
1
1
K
d
a
= . 
• 1 1 p db d D K T= = , so that 1 1 db a T= . 
• 
p
1 1
i
K
c d I
T
= = , so that 11
i
ac
T
= . 
4. The same procedure can be utilized to tune PI-like FLC, which is shown in Fig. 4.6. 
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4.3 Internal-Model Control 
 
4.3.1 Principles 
 
The simplicity of the IMC controller structure depends on two assumptions, as presented in 
(Morari and Zafiriou, 1989). Firstly, the relationship between the conventional feedback 
control structure and IMC structure can be defined as 
  
f c imc
f c m imc m
( ) ( ) ( )( )
1 ( ) ( ) ( ) 1 ( ) ( )
G s G s G sK s
G s G s G s G s G s
= =
− −
     (4.2) 
     
which is inside the dashed line in Fig. 4.7. Secondly, we can assume that the internal model 
transfer function m ( )G s  is equal to the control-to-output transfer function p ( )G s , which is the 
case of a perfect model. Therefore, the closed-loop transfer function can be defined as 
 
out f c p ref( ) ( ) ( ) ( ) ( )u s G s G s G s u s=        (4.3) 
 
The model shall be factorized into an all-pass portion +m ( )G s  and a minimum-phase portion 
m ( )G s
− , i.e. +m m m( ) ( ) ( )G s G s G s
−
= . m ( )G s
+  includes the right half-plane zero, in the case of 
boost and buck-boost converters, and is equal to one, in the case of the buck converter. The 
controller shall be defined as 1f c f m( ) ( ) ( ) ( )G s G s G s G s
−
−
= , where f ( )G s  is a low-pass filter 
and, in general, has the form ( )f ( ) 1 1 hG s s= +λ , where h is an integer to guarantee that the 
controller f c( ) ( )G s G s  is proper, and λ is a tuning parameter that is used to ensure the 
stability condition of the system, (Rivera, et al., 1986) 
 
Disturbances
Low-Pass
Filter Controller
DC/DC
Converter
Internal
Model
-
+
+
-
+
+
m ( )G s
p ( )G sc ( )G sf ( )G s
imc ( )G s
( )K s
ref ( )u s out ( )u s
 
 
Fig. 4.7 - The internal-model control scheme for DC/DC converter and its equivalent in 
classical feedback control. Gp(s) is usually Gco(s). 
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4.3.2 Design Procedure 
 
The IMC controller for DC/DC converter can be summarized as follows. 
1. Let m p( ) ( )G s G s= , which means that the model is perfect. 
2. Factorize the internal model as m m m( ) ( ) ( )G s G s G s
+ −
= . For example the control-to-output 
transfer function of the buck converter is of a minimum phase then m ( ) 1G s
+
=  and 
m p( ) ( )G s G s
−
= . 
3. Specify the controller as 1 1c m p( ) ( ) ( )G s G s G s
−
−
−
= = . 
4. The simple filter design ( )f ( ) 1 1G s s= +λ  can be used, which is enough to guarantee that 
f c( ) ( )G s G s  is proper. 
Also we can obtain a digital IMC-based controller that can be implemented on digital 
signal processors (DSPs), by discretizing the transfer functions of internal model controller in 
Fig. 4.7 using one of suitable approximation methods, see (Åström and Wittenmark, 1997) 
and (Ogata, 1987). 
 
4.3.3 H∞ Control Ensuring RS & RP 
 
In this section, the design procedure based on H∞ optimization criterion to achieve robust 
performance and robust stability using the IMC structure is presented.  The controller design 
steps are derived on the basis of the stability and performance objectives discussed in the 
previous section. 
+
+
+
imc ( )G s( )r s
( )y s
( )d s
( )c s
_ p
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Fig. 4.8 - The IMC structure including uncertainty model. The internal model Gm(s) is 
assumed to be the same as the nominal plant model Gp(s). 
 
A. The IMC Structure 
 
The IMC structure is shown in the block diagram of Fig. 4.8 where Gpp(s) denotes the 
perturbed plant model, Gp(s) is the nominal model, and Gimc(s) is the IMC controller. The 
feedback signal for this case is given as 
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( )m pp p d( ) ( ) ( )G dy G s G s c s= − +        (4.4) 
 
If the model is exact and there is no disturbance, then there is no feedback.  Intuitively, with 
perfect modeling and no disturbance, an open loop system will perform well. The feedback 
signal ym expresses the plant uncertainty and disturbances.  The IMC structure can provide a 
feed-forward type of control when there is perfect modeling and will also handle disturbances 
and uncertainties through feedback.  
The IMC structure is internally stable if and only if both plant Gp(s) and controller Gimc(s) 
are stable when the model is perfect, (Morari and Zafiriou, 1989).   
 
B. Performance of IMC 
 
For the IMC structure shown in Fig. 4.8, the input-output relation is given as 
 
( ) ( )
imc pp imc p
d
imc pp p imc pp p
( ) ( )
1
1 1
G d
T s S s
G G G G
y r
G G G G G G
−
= +
+ − + −	
 	

     (4.5) 
 
When the plant model is exact, S and T reduce to 
 
imc p( ) 1S s G G= −  and imc p( )T s G G=        (4.6) 
 
The sensitivity function is a direct indicator of performance. This can be made zero by 
choosing the controller Gimc(s) = Gp-1(s).  This would imply the perfect control. However, 
from the equivalent classical controller, K(s) = ∞, which implies that perfect control is 
practically impossible. 
 
C. IMC Design Procedure 
 
The design procedure is a two-step approach, which has no inherent optimality characteristics 
but should provide a good engineering approximation to the optimal solution. 
 
⇒ Nominal Performance: 
The controller Gimc(s) is first selected to yield a good system response for the inputs of 
interest for the case when Gpp = Gp. Generally Gimc(s) is designed by minimizing 
 
( )p imc p p1 1S w G G w
∞ ∞
= − <  for all ω       (4.7) 
 
⇒ Robust Stability and Performance:  
At high frequencies when the multiplicative uncertainty bound iw  exceeds unity, T(s) has to 
be rolled off. Therefore Gc(s) is augmented by a low pass filter f ( )G s . The order of f ( )G s  is 
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such that Gimc(s) becomes proper and its roll-off frequency is low enough to satisfy the robust 
stability constraint                    
 
i imc p i 1T w G G w∞ ∞= <  for all ω       (4.8) 
 
The controller parameter is selected to meet the following performance specification: 
 
i p 1T w S w+ <  for all ω       (4.9) 
 
Note that the nominal model of either boost or buck-boost converter is factorized into all pass 
portion pG
+  and a minimum phase portion pG
− , i.e. p p pG G G
+ −
= . All pass portion includes a 
RHP-zero of the nominal model where p 1G
+
=  for all ω. 
p ( ) H
s zG s
s z
+ − +
=
+
       (4.10) 
 
where the superscript H denotes complex conjugate.  The controller Gimc(s) can be written as 
 
imc f c f p( ) ( ) ( ) ( ) ( )G s G s G s G s G s
−
= =        (4.11) 
 
In case of single unit of buck, boost, or buck-boost converter, a first-order filter is quite 
enough (h = 1). The filter parameter λ is adjusted to meet robust stability and robust 
performance. 
 
4.4 FEEDBACK CONTROL for Paralleled DC/DC Converters 
 
There are many reasons to use feedback control. By designing a feedback controller, the 
effect of noise and disturbances can be reduced. Also the command signal tracking can be 
improved. Another use of feedback control is the reduction of the effects of plant uncertainty. 
The mathematical models that are used to describe the plant dynamics are “never” perfect. A 
feedback controller can be designed to maintain stability of the closed-loop system, i.e., 
robust stability, and to achieve an acceptable level of performance in the presence of 
uncertainties in the plant description, i.e., robust performance. 
 
4.4.1 PI/PID Control 
 
A. Voltage-Loop Design 
 
The PID controller has been chosen to regulate the voltage-loop in order to achieve robust 
output voltage in spite of line and load disturbances. Recalling equation (2.23) each voltage-
loop of each converter can be designed separately, which means that the control design of 
one-buck converter, as presented explicitly in (Gadoura, 1999), can be utilized in this stage. 
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As long as the paralleled buck converters are identical, the control design procedure of one-
buck converter can be duplicated for other converters. In general, a good literature of the 
tuning rules of PID controller are studied and discussed in (Åström and Hägglund, 1995). The 
PID controllers are designed to achieve the robust stability and robust performance of the 
voltage-loop that should, according to Fig. 2.6 and Fig. 3.8, satisfy the following: 
 
uRS ( ) is internally stableF s⇔        (4.12) 
u uu p p
RP ( ) 1 for all where 1F   s
∞ ∞
⇔ < ∆ ∆ ≤      (4.13) 
 
B. Current-Loop Design 
 
The PI controller, which is kj in equation (1.3), has been selected to equalize the output 
current of each converter to the current reference. After designing the voltage-loop of each 
converter and according to Fig. 3.9, the PI controllers are tuned to achieve the robust stability 
and robust performance of the overall system. 
 
RS ( ) is internally stableF s⇔        (4.14) 
RP ( ) 1 for all where 1F   s
∞ ∞
⇔ < ∆ ∆ ≤       (4.15) 
 
4.4.2 H∞ Optimal Control 
 
Consider the standard setup of Fig. 3.7(b) for synthesis procedure, which is obtained by using 
an upper LFT of Fig. 3.7(a) as follows.  
  
( ) 1u 22 21 11 12( , )G P P P I P P−= = + −∆ ∆ ∆F       (4.16) 
11 12
21 22
G G
G G
 
=   
 
 
where G22(s) is the transfer matrix from c to e, i.e., the nominal plant model. The minimal 
realization of G(s) can be written as follows. 
 
p p1 p2x A x B w B c= + + , p2 p21 p22y C x D w D c= + + , and p1 p11 p12z C x D w D c= + +  
    
p p1 p2
p p
p1 p11 p12
p p
p2 p21 p22
( )
A B BA B
G C D DC D
C D D
s
    
= =       
      (4.17) 
 
Also the minimal realization of a stabilizing controller can be written as follows 
 
K K K Kx A x B y= +  and K K Kc C x D y= +  
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K K
K K
( )
A B
K C Ds
 
=   
         (4.18)  
 
It can be concluded from the previous equations that the state-space representation of the 
controlled system can be defined as:  
 
cl cl
K K
x x
A B wx x
   
= +      

  and cl clK
x
z C D wx
 
= +  
 
 
where
( ) ( )
( ) ( )
1 1
p p2 K p22 K p2 p2 K p2 K p22 K p22 K
cl 1 1
K p22 K p2 K K p22 K p22 K
Closed-loop matrixA
A B D I D D C B C B D I D D D C
A
B I D D C A B I D D D C
− −
− −
−
 + − + − 
=  
− + −  	

 
           (4.19) 
By setting w = 0 and assuming that either p22 0D =  or K 0D = , i.e., G22 or K is strictly proper, 
the interconnection in Fig. 3.7(c) is well posed, (Dullerud and Paganini, 2000). Therefore, the 
state-space representation of the controlled system can be reduced to:  
 
p p2 K p2 p2 K
K K p2 K K
Closed-loop -matrixA
x A B D C B C x
x B C A x
+     
=          


	

      (4.20) 
 
The closed-loop system is said to be internally stable if ( )p22 KI D D−  is invertible and the 
closed-loop A-matrix is stable, i.e., all its eigenvalues have negative real part, (Dullerud and 
Paganini, 2000). The H∞-optimal control problem is to compute an internally stabilizing 
controller K that minimizes G
∞
. The following conditions guarantee the existence of an 
optimal controller K, (Skogestad and Postlethwaite, 1998) and (Zhou and Doyle, 1998): 
• ( )p p2,A B  is stabilizable and ( )p2 p,C A  is detectable. This is necessary and sufficient for 
existence of an internally stabilizing controller. 
• p12D  has full column rank to ensure that the control signal c is fully weighted in the 
output z. And p21D  has full row rank to ensure that the input signal w fully corrupts the 
measured signal e. 
• 
p p2 p p1
p p12 p2 p211
,
A I B A I B
C D C D
j j− ω  − ω        
 have full column and row rank, respectively for all 
ω  that means there are no imaginary axis zeros in the cross systems from c to z and from 
w to e. 
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Under these assumptions, the MatlabTM command hinfsyn computes the optimal controller 
searching for minimum γ  that guarantees the existence of a controller, i.e., G
∞
< γ , see 
(Balas, et al., 1998). Once more the H∞ controller equations are not presented here, however, 
the reader is referred to, e.g., (Skogestad and Postlethwaite, 1996).  
 
4.4.3 H∞ Loop Shaping Design 
 
According to Fig. 4.9, the stabilization problem of a perturbed plant Gpp is clearly declared in 
terms of a normalized left coprime factorization. 
 
( ) ( )1pp cf cfG M NM N−= + +∆ ∆        (4.21) 
 
where ∆M and ∆N are stable transfer matrices, which represent the uncertainty in the nominal 
plant model Gp. In addition, Gp = Mcf-1 Ncf. 
NcfK
Gpp
N∆ M∆
-1
cfM
_
+
+
+
_
y
 
Fig. 4.9 – The left coprime factorization of the perturbed plant model Gpp. It is used to ensure 
the robust stabilization of the system. 
 
The main objective of robust stabilization is to stabilize a class of perturbed plant model 
defined by  
 
( ) ( ) [ ] [ ]{ }1cf cf :M NM N M N M N− ∞ε
∞
= + + ∈ < ε∆ ∆ ∆ ∆ ∆ ∆HG R   (4.22) 
 
where ε > 0 is the stability margin. The robust stability of the perturbed system is guaranteed 
with lowest achievable value of γmin, if and only if the nominal system is stable and  
 
( ) 1 1min p cf max1K I G K MI
−
−
∞
 γ = − = ε         (4.23) 
 
It is shown in (McFarlane and Glover, 1990) and (Skogestad and Postlethwaite, 1996) that 
this problem reduces to Nehari extension problem 
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[ ]{ } ( )( )1 12 2 2min cf cfI N M I XZH −γ = − = +ρ      (4.24) 
 
where .
H
 denotes Hankel norm, ρ denotes the spectral radius, and Z and X are the unique 
positive definite solutions of two algebraic Riccati equations for minimal state-space 
realization of Gpp. It is important to emphasize that since we can compute γmin by solving just 
two Riccati equations, the γ-iteration can be avoided to solve the H∞ problem.  
W1 Gp W2
Ks
Gps
K  
Fig. 4.10 – The shaped plant that is used to synthesis to find an optimal H∞ controller, Ks. 
The weights should be compensated with the H∞ controller to result the final controller, K. 
 
In practice solving robust stabilization alone cannot specify the performance requirements 
as mentioned in (Skogestad and Postlethwaite, 1996). However the pre- and post-
compensators are used to shape the open-loop singular values of the plant prior to robust 
stabilization the shaped plant. 
 
ps 2 p 1G W G W=          (4.25) 
 
where W1 and W2 are the pre- and post-weighting functions respectively as shown in Fig. 4.9. 
The controller Ks is synthesized by solving the robust stabilization problem for the shaped 
plant Gps with a normalized left coprime factorization. The final controller for the perturbed 
plant model Gpp can be obtained. 
 
1 s 2K W K W=           (4.26) 
 
Finally the H∞ loop-shaping design procedure offers some advantages. The H∞ loop-shaping 
design is based on classical loop-shaping ideas that made it easy to use. Also it gives the 
closed formula of the H∞ optimal cost, γmin, that corresponds to a maximum stability margin, 
εmax, where the γ-iteration is not needed in the solution.  
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Chapter 5 
Design Examples 
 
 
Different design examples are discussed in this chapter to verify the control design 
procedures presented in the thesis. The Matlab™/Simulink™ is used as a setup platform for 
simulation. Especially the Control System Toolbox™, Fuzzy Logic Toolbox™, and µ-
Analysis and Synthesis Toolbox™ have been used in the control design. 
 
5.1 One-unit Configuration 
 
Occasionally, a one-unit DC/DC converter is treated as a SISO system when a classical 
control design, such as PID control, is used. However, it has a multivariable nature due to the 
external inputs, so that it should be considered as a MIMO system in order to design modern 
(robust) control algorithm for it. 
 
5.1.1 Fuzzy-logic Control Design 
 
Considering the following specifications of a buck converter: input voltage uin,0 = 140 V, 
output voltage uout,0 = 54 V, max. output power Po = 500 W, switching frequency fs = 100 
kHz, inductance L = 100 µH, capacitance C = 1000 µF, output resistance R = 11 Ω, equivalent 
series resistance of capacitor rC = 50 mΩ, equivalent series resistance of inductor rL = 15 mΩ.  
The PID-controller parameters are Kp = 12.665, Ti  = 7.49×10-4 s, Td = 1.69×10-4 s, N = 4, b = 
0.573 and the PI-controller parameters Kp = 0.02, Ti  = 2×10-6 s. These parameters are taken 
from (Gadoura, et al., 1999a) in order to obtain the scalar gains of Fig. 4.3 and Fig. 4.6. 
Fig. 5.1 shows the dynamic performance of the output voltage against step-changes in 
output power using fuzzy controllers. The fuzzy controllers have the advantage of better 
transient response and improved large signal over conventional controllers, as presented in 
[P6]. Fig. 5.2 shows the resulting output characteristic of the DC/DC converter. When the 
output current increases above the nominal value, the output voltage starts decreasing until 
the minimum value is achieved. If the output current continues to increase, the output voltage 
will cut off (Gadoura, et al., 1999a). 
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Fig. 5.1 - The output voltage with step-changes in output power using PID-like FLC. 
9 9.5 10 10.5 11 11.5 12 12.5 13 13.5
15
20
25
30
35
40
45
50
55
The output current in Amps
Th
e 
ou
tp
ut
 v
ol
ta
ge
 in
 V
ol
ts
 
Fig. 5.2 - The output characteristic of a Telecom power supply using PI-like FLC. 
 
5.1.2 Internal Model Control Design 
 
The boost and buck-boost converters supplying a resistive load are implemented and 
simulated using MatlabTM/SimulinkTM to verify the validity of control design. The 
specifications are given as follows. The input voltage uin,0 = 12 V, output voltage uout,0 = 24 
V, max. output power Po = 25 W, switching frequency fs = 240 kHz, inductance L = 200 µH, 
capacitance C = 220 µF, output resistance R = 44 Ω, equivalent series resistance of capacitor 
rC = 0.2 Ω, equivalent series resistance of inductor rL = 0.1 Ω.  
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The performance weights p ( ω)w j  for boost and buck-boost converters that can be adopted 
into Fig. 4.8 have been chosen as 
 
p 6
1 1.25 1000( ω)
1000 10
sw j
s −
+
=
+ ×
 (Boost converter)    (5.1) 
 
p 6
1 1.27 1000( ω)
1000 10
sw j
s −
+
=
+ ×
 (Buck-boost converter)   (5.2) 
 
From Fig. 5.3, the uncertainty weights i ( ω)w j  for boost and buck-boost converters can be 
obtained as an upper bound of relative errors. 
 
4
i 4
1.7 10( ω) 1.04
4.5 10
sw j
s
+ ×
=
+ ×
       (5.3) 
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Fig. 5.3 – The relative errors and uncertainty bound of both boost and buck-boost converters 
 
In Fig. 5.4, nominal performance (NP) test of equation (4.8), robust stability (RS) test of 
equation (4.9), and robust performance (RP) test of equation (4.11) are carried out for boost 
converter, on the left, and for buck-boost converter, on the right with different values of λ, λ 
= 0.5 ms (solid-line) & 0.3 ms (dashed-line). Obviously, robust performance can't be 
guaranteed with λ = 0.3 ms. However, nominal performance and robust stability are ensured. 
In Fig. 5.5 and Fig. 5.6, the simulation results of output voltage of boost and buck-boost 
converters show good rejection to line (±20% of input voltage) and load (+10% to +90% of 
maximum output power) disturbances. Fig. 5.5 and Fig. 5.6 demonstrate the effectiveness of 
the control design. 
The method only requires the tuning of a single parameter, which has been selected by 
solving the H∞-optimal control criterion. The stability properties have been improved as 
shown in Fig. 5.7 and Fig. 5.8. For boost converter, the gain and phase margin are improved 
from 18 dB and 4.5° for uncompensated system to 28 dB and 85.5° for compensated system. 
For buck-boost converter, the uncompensated system is shown to be unstable in closed-loop, 
however, for the compensated system the gain and phase margins are 26.1 dB and 84.6°. The 
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bandwidths are restricted due to their RHP-zeros. From the simulation results, it can be seen 
that the use of IMC-based controller provides good tracking performance and disturbance 
rejection capability. Also it provides robust stability and robust performance in the presence 
of uncertainties. 
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(e)                                                                                 (f) 
Fig. 5.4 – The nominal performance NP, robust stability RS, and robust performance RP 
bounds for boost converter, (a), (c), and (e), respectively, and for buck-boost converter, (b), 
(d), and (f), respectively, using IMC-based controller with different values of λ. λ = 0.5 ms 
(solid-line) & 0.3 ms (dashed-line). 
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Fig. 5.5 - The output voltage of boost converter shows good transient response when line and 
load disturbances are applied. Also it is robust in spite of the variations of power components. 
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Fig. 5.6 - The output voltage of buck-boost converters shows good transient response when 
line and load disturbances are applied. Also it is robust in spite of the variations of power 
components. 
Chapter 5                                                                                  Design Examples 
 58
10-2 100 102 104 106 108
10-5
100
105
1010
Lo
g 
M
ag
ni
tu
de
Frequency (radians/sec)
Uncompensated (dotted-line) and Compensated (solid-line) Systems
10-2 100 102 104 106 108
-300
-200
-100
0
P
ha
se
 (d
eg
re
es
)
Frequency (radians/sec)  
Fig. 5.7 - The bode plots of boost converter with and without compensation. The gain and 
phase margin are improved from 18 dB and 4.5° for uncompensated system to 28 dB and 
85.5° for compensated system. 
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Fig. 5.8 - The bode plots of buck-boost converter with and without compensation. The 
uncompensated system is shown to be unstable in closed-loop, however, for the compensated 
system the gain and phase margins are 26.1 dB and 84.6°. 
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5.2 Parallel-connected Configuration 
 
The configuration of two-identical parallel-connected buck converters is considered to verify 
the control design procedure. The specifications are given as follows. The input voltage uin,0 
= 140 V, output voltage uout,0 = 54 V, max. output power Po = 500 W, switching frequency fs 
= 100 kHz, inductance L = 100 µH, capacitance C = 1000 µF, output resistance R = 11 Ω, 
equivalent series resistance of capacitor rC = 50 mΩ, equivalent series resistance of inductor 
rL = 15 mΩ, interconnection resistance rp = 10 mΩ, cable resistance r = 20 mΩ.  
 
5.2.1 PI/PID Control Design 
 
The cascaded PI/PID controllers as shown in Fig. 1.6 are used to ensure robust output and to 
share the current load. The controllers are identical for both converters and have the 
following parameters. PID-controller: Kp = 22.665, Ti = 0.745 ms, Td = 0.169 ms, N = 4, and b 
= 0.573. PI-controller: Kp = 2 and Ti = 0.2 ms. The formulas of PI and PID controllers can be 
written as follows. 
 
( )i p ref out
i
11
j j j j
j
c K i i
T s
  = + −  
       (5.4) 
( ) ( ) du p ref i ref i
i d
1
1
j
j j j j j j
j j
j j j j
j
T
c K b u c u u c u u
T s T N s
  = + − + + − − + 
  (5.5) 
 
where j = 1, 2, …….. , n and n is a number of converters connected in parallel. 
 
From Fig. 2.6, the high-pass filter matrices, Wnu(s) and Wni(s), are designed to attenuate 
the measurement noise, which is ignored (i.e., nu = ni = 0) in the simulation. Also we assumed 
that the interconnection resistance rp = 0. The low-pass filter matrices, Wpu(s) and Wpi(s), are 
designed to reduce the ripples in the output currents and voltages in order to study the 
disturbance rejection capability of the system. Also Wd(s) and Wr(s) are scaling matrices.  
In Fig. 5.9, nominal performance (NP) and nominal stability (NS) of the voltage-loop are 
achieved where the maximum singular value is less than 1 and all the poles are located in 
LHP, respectively. Also the robust performance (RP) and robust stability (RS) of the voltage-
loop are achieved as shown in Fig. 5.10. In Fig. 5.11 and Fig. 5.12, NP, NS, RP, and RS of 
the overall system are achieved where γ is equal to 1.27, which is violating the robust 
performance of the overall system. However the simulation results of the worst-case show 
that the system is robustly performed and stable as shown in Fig. 5.14 and Fig. 5.15. Note 
that few poles those are very large are not seen in the pole-zero maps because of figure 
scales. 
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Fig. 5.9 - The nominal performance and nominal stability tests for voltage-loop, i.e., 
( )11u 1Nσ <  for all ω and uN  has all poles in LHP. 
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Fig. 5.10 - The robust performance and robust stability tests for uncertain voltage-loop, i.e., 
( )u 1Fσ <  for all ω and uF  has all poles in LHP  
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Fig. 5.11 - The nominal performance and nominal stability tests for the overall system, i.e., 
( )11Nσ < γ  for all ω and N has all poles in LHP.  
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Fig. 5.12 - The robust performance and robust stability tests for uncertain system, i.e., 
( )Fσ < γ  for all ω and F has all poles in LHP. 
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Fig. 5.13 - The steady state and transient behavior of the output voltages of the voltage-loop 
in the presence of line & load disturbances without (upper) and with uncertainty (lower).  
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Fig. 5.14 - The steady state and transient behavior of the output voltages in the presence of 
line & load disturbances with uncertainty. 
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Fig. 5.15. The steady state and transient behavior of the output currents in the presence of line 
& load disturbances with uncertainty. 
 
5.2.2 H∞ Control Design 
 
A. Voltage Mode Control 
 
From Fig. 2.5, the performance weight wp(jω) for two-identical paralleled buck converters 
has been chosen with very small gain that has been compensated with final controller. 
 
8
p
0.83 1000( ω) 9 10
1
sw j
s
−
+
= ×
+
       (5.6) 
 
where p p 4W Iw= .  
The measurement noise has been modeled to avoid some difficulties in the synthesis 
procedure. The noise weight wn(jω) for two-identical paralleled buck converters has been 
chosen as a high-pass filter. 
 
5
n 5
2 10( ω)
1.1 10
sw j
s
+
=
+ ×
       (5.7) 
 
where n n 4W Iw= . 
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The uncertainties weights, as shown in Fig. 5.16, are derived by using equations (3.9) and 
(3.10). 
2 4 8
ip 2 7
1 10 1 100.97
5463 2.9 10
s sw
s s
+ × + ×
=
+ + ×
       (5.8) 
2 4 8
3
id 2 7
3.36 10 9.93 106.8 10
6894 4.02 10
s sw
s s
−
+ × + ×
= ×
+ + ×
      (5.9) 
 
ip ip 2W Iw=  and id id 3W Iw=  
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(a)                                                                                         (b) 
Fig. 5.16 – The uncertainties bounds (dash-dotted line) of the plant model uncertainty (a), 
and the disturbance model uncertainty (b). Plotting the relative errors between the nominal 
model and the perturbed models has produced the uncertainties bounds, which are the upper 
bounds of the relative errors plots.  
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(a)                                                                                 (b) 
Fig. 5.17 – The bode plots of H∞-robust controller that is synthesized using “hinfsyn” 
command in Matlab™ (a), and the singular values of the closed-loop system where the 
maximum singular value is greater than 1, which indicates that the noise/disturbance signals 
are not completely attenuated (b). 
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(a)                                                                                 (b) 
Fig. 5.18– The nominal performance NP and robust stability RS bounds (a), and robust 
performance RP bound (b), of two-identical-buck converters connected in parallel with H∞ 
controller. 
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Fig. 5.19 - The output voltage of first converter. When the line and load disturbances are 
applied the oscillation is clearly seen because of big peaks at resonance frequency. 
 
From Fig. 5.17(a), the H∞-controller appears to be stable although its gain is small. However, 
it will be increased when compensated with the performance weight gain. Fig. 5.17(b) shows 
the singular values of the closed-loop system. The maximum singular values of the resulting 
closed-loop system (14-inputs and 11-outputs) has rank equal to 3.7, hence the rest of its 
singular values are less than 1. The controlled system achieves nominal performance, robust 
stability, and robust performance, as shown in Fig. 5.18. In Fig. 5.19, the simulation results of 
Chapter 5                                                                                  Design Examples 
 66
output voltage of two-buck converters in parallel show good rejection to line and load 
disturbances. Also the output currents of two modules are shown in Fig. 5.20. 
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Fig. 5.20 - The output currents when line disturbance is applied. The signals are oscillatory. 
 
B. Current Mode Control 
 
The performance weight wp(jω) has been chosen as a low-pass filter. 
 
p
0.67 100( ω)
10
sw j
s
+
=
+
       (5.10) 
 
where Wp = wp I4.  
The noise weight wn(jω) for two-identical paralleled buck converters has been chosen as a 
high-pass filter. 
 
n
1.11 1000( ω)
10000
sw j
s
+
=
+
       (5.11) 
 
where Wn = wn I4. Also the control weight wc(jω) has been chosen as a high-pass filter. 
 
c
1.11 10000( ω)
20000
sw j
s
+
=
+
       (5.12) 
 
where Wc = wc I2. Wr and Wd are scaling matrices. 
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(a)                                                                                 (b) 
Fig. 5.21 – The uncertainty bounds (dashed line) of plant model uncertainty (a), and 
disturbance model uncertainty (b). The uncertainties bounds are the upper bounds of relative 
errors plots between the nominal model and the perturbed models.  
 
The uncertainties weights, as shown in Fig. 5.21, are also derived by using equations (3.9) 
and (3.10). 
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Wip = wip I2  and Wid = wid I3 
 
The Matlab™ function “hinfsyn” is used to synthesize the H∞ controller by selecting a value 
of γ that determines if there exists a controller K such that 
 
( )l ,F G K∞ ∞= < γF , where ( )u ,G P= ∆F      (5.15)  
 
This value of γ is minimized numerically by using a modified bisection algorithm, called 
γ-iteration. It is repeated until the magnitude of the difference between the smallest γ value 
that has passed and the largest γ value that has failed is small, see (Balas, et al., 1997). The 
achieved γ is 1.0006 as shown in Fig. 5.22(b) describing singular values of the closed-loop 
system. From Fig. 5.22(a), the H∞ controller shows to be stable, however it has an order of 28 
that makes it very difficult to implement in reality. Model reduction techniques can be 
applied to reduce the 28th-order controller to 2nd-order controller without loosing the 
robustness properties. The balanced realization of the system that helps to remove all 
unobservable and/or uncontrollable modes, and the Hankel norm approximation are used to 
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produce a low-order controller. The Matlab™ functions “sysbal” and “hankmr” are 
performed to achieve a second-order controller that is used in simulation of Fig. 5.24 and Fig. 
5.25.  
The controlled system achieves nominal performance and robust stability, as shown in Fig. 
5.23(a). Also the robust performance is achieved as shown in Fig 5.23(b). In Fig. 5.24, the 
simulation results of output voltage of two-buck converters in parallel show good rejection to 
line and load disturbances. Also the output currents of two modules are shown in Fig. 5.25, 
however both responses are somewhat slow. 
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(a)                                                                                 (b) 
Fig. 5.22 – The bode plots of H∞ robust controller (a), and the singular values of the closed-
loop system with H∞ robust controller (b). 
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(a)                                                                                 (b) 
Fig. 5.23 – The µ-evaluations for nominal performance NP and robust stability RS bounds 
(a), and robust performance RP bound (b). 
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Fig. 5.24 – The output voltage of first converter when the line and load disturbances are 
applied. The response is robust in spite of the variations of power components. 
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Fig. 5.25 – The output currents when the line and load disturbances are applied. Also it is 
robust in spite of the variations of power components. 
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5.2.3 H∞ Loop-Shaping Control Design  
 
The interconnection model that used in the H∞ LSD procedure includes the performance and 
uncertainty weights that were expressed in equations (5.10-5.14). The H∞ LSD procedure 
starts by shaping the nominal plant model by pre- and post-plant weighting functions. 
 
1 1 1 2
100000.3 , W Isw w
s
+
= =         (5.16) 
and 2 4W I=  
 
A good shape would normally be high gain at low frequencies, low gain at high frequencies, 
and roll-off rates of approximately 20 dB/decade at the desired bandwidth, with higher rates 
at high frequencies. The singular value plots should also be quite close to each other at the 
desired bandwidth. The post-plant weighting function W2 is usually chosen as a constant, 
reflecting the relative importance of the outputs to be controlled and the other measurements 
being fed back to the controller. The pre-plant weighting function W1 contains the dynamic 
shaping. Integral action, for low frequency performance, phase-advance for reducing the roll-
off rates at crossover, and phase-lag to increase the roll-off rates at high frequencies should 
all be placed in W1, if desired. The weights should be chosen so that no unstable hidden 
modes are created in Gps. Fig. 5.27 shows that the plant model is well shaped. The Matlab™ 
function “ncfsyn” is used to synthesize the H∞ controller. The value of γ is determined by 
equation (4.24), so that the γ-iteration is not needed. Once the controller Ks that robustly 
stabilizes the shaped plant model is achieved, the final controller K can be obtained by 
absorbing the weighting functions, W1 and W2 into Ks, i.e., K = W1 Ks W2. 
 
W1 Gpp
W2
Ks(0)W2(0)
Ks
+
-
r(s) y(s)
 
 
Fig. 5.26 – A practical implementation of H∞ LSD controller to avoid the set point kick 
phenomenon.  
 
For tracking problems, the reference signal is generally fed between Ks and W1 as shown 
in Fig. 5.26. This helps that the references do not directly excite the dynamics of Ks, which 
can result in large amounts of overshoot (classical derivative kick). The constant pre-filter 
ensures a steady state gain of unity between the references and the measurements, assuming 
integral action in W1.  
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The controlled system achieves nominal performance and robust stability, as shown in Fig. 
5.28(a). Also the robust performance is achieved as shown in Fig 5.28(b). In Fig. 5.29, the 
simulation results of output voltage of two-buck converters in parallel show good rejection to 
line and load disturbances. Also the output currents of two modules are shown in Fig. 5.30, 
however the load disturbance yields a bit large peak. 
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Fig. 5.27 – The singular values of the nominal plant and the shaped plant model. 
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(a)                                                               (b) 
Fig. 5.28 – The µ-evaluations for nominal performance NP and robust stability RS bounds 
(a), and robust performance RP bound (b). 
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Fig. 5.29 – The output voltage of first module when the line and load disturbances are 
applied. Also it is robust in spite of the variations of power components. 
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Fig. 5.30 – The output currents when the line and load disturbances are applied. Also it is 
robust in spite of the variations of power components. 
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5.3  Discussion on Applied Control Methods in Paralleled DC/DC 
       Converters 
 
This discussion is based on the results presented in [P1-P4]. Some of the key points have 
been discussed in this chapter.  
 
TABLE 5.1 – Summary of applied robust control in two-identical 
buck converters connected in parallel 
PI
/P
ID
 C
on
tr
ol
 
VM
C 
 The nominal performance (NP), nominal stability (NS), robust performance 
(RP), and robust stability (RS) of the voltage-loop are achieved.  
 The NP, NS, and RS of the overall system are achieved. 
 The peak of maximum singular value of F(s) is equal to 1.27, which is 
violating the robust performance of the overall system.  
 The simulation results of the worst-case show that the system is robustly 
performed and stable. 
VM
C 
 The H∞-controller stabilizes the system although its gain is small. However, 
it will be increased when compensated with the performance weight gain.  
 The maximum singular value of the resulting closed-loop system has rank 
equal to 3.7, which means that the disturbance from input to output is not 
completely attenuated.  
 The controlled system achieves nominal performance, robust stability, and 
robust performance. 
H ∞
 C
on
tr
ol
 
PC
MC
 
 The maximum singular value of the resulting closed-loop system has rank 
equal to 1.0006.  
 The H∞ controller has an order of 28 that makes it very difficult to 
implement in reality.  
 Model reduction techniques can be applied to reduce the 28th-order controller 
to 2nd-order controller without loosing the robustness properties. 
 The controlled system achieves nominal performance, robust stability, and 
robust performance. However output voltages and currents responses are a 
bit slow. 
VM
C 
 The LSD is straightforward approach, which is easy to implement in practice. 
 The nominal performance is achieved. 
 The voltage-controlled system, which is a resonant system, can achieve 
neither the robust stability nor the robust performance. 
H ∞
 L
SD
 C
on
tr
ol
 
PC
MC
 
 The nominal performance, robust stability, and robust performance are 
achieved. 
 The H∞ loop-shaping controller attains the robust stability and robust 
performance of the system in the presence of uncertainty and shows good 
tracking performance and disturbance rejection capability. 
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Chapter 6 
Conclusion 
 
 
6.1 Summary of Papers 
 
[P1] A practical robust control design of paralleled DC/DC converters in the presence of 
uncertainties is introduced in this paper. The overall system is composed of two-MIMO 
subsystems, for voltage-loop and current-loop. The voltage-loop consists of n-SISO 
subsystems, where n is the number of converters in parallel that can be designed separately. 
The actual plant models consist of nominal plant models and uncertainty models. Parametric 
uncertainty is modeled where the structure of the model is known, but some of the parameters 
are uncertain. Robust PID and PI controllers are proposed to achieve robust stability and 
robust performance for voltage-loop and current-loop respectively. Also the µ-analysis is 
used to evaluate the robustness of both controllers. The control design procedure presented is 
verified by simulation of two 500W-buck converters connected in parallel.  
[P2] The model of parallel-connected DC/DC converters including all interconnection 
resistances is presented in state-space form that helps to analyze the system. The 
uncertainties, components of power converters, operating points, and load changes, are 
considered in order to design a robust controller that guarantees robust stability and 
performance of the system. Uncertainty models for plant and disturbance models are obtained 
as multiplicative input uncertainties. The H∞ optimal control is introduced and analyzed in 
order to design a stabilizing controller that can achieve robust stability and robust 
performance. The modeling, analysis and control design procedure presented is verified by 
simulation results on two 500W-buck converters connected in parallel and operated in CICM 
with VMC.  
[P3] In [P2] the H∞ control design is applied to the system of paralleled DC/DC converters 
operating in continuous conduction mode (CICM) with voltage-mode control (VMC), 
however, in this paper, the peak-current-mode control (PCMC) configuration is used instead. 
The modeling procedure is carried out to present the system in the state-space form. The 
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uncertainties, components of power converters, are considered in order to design a robust 
controller that guarantees robust stability and performance of the system. The uncertainty 
models for the plant and disturbance models are obtained as a multiplicative input 
uncertainty. The H∞ optimal control is introduced and analyzed in order to design a 
stabilizing controller that can achieve robust stability and robust performance in spite of 
different uncertainties. The µ-analysis is used to evaluate the robustness of the system. 
Simulation results are presented to demonstrate the control design procedure.  
[P4] In this paper a robust controller design of paralleled DC/DC converters using the H∞ 
loop-shaping techniques is considered. The H∞ loop-shaping design, which combines 
classical loop shaping ideas with H∞ robust stabilization, is suggested. The weights are 
selected to shape the singular values of the nominal model. The actual plant and disturbance 
models consist of nominal models and uncertainty. A multiplicative-input uncertainty is 
considered to represent the uncertainty caused by the variations of power components. The 
H∞ loop-shaping control is used to design stabilizing controllers that can achieve robust 
stability and robust performance. The same design procedure that used in [P2] is here 
exploited too. The µ-analysis is used to evaluate the robustness of LSD controller. A design 
example is presented to demonstrate the control design procedure.  
[P5] In this paper, the analogue design of constant-voltage controller and overload 
protection controller are presented and their tasks are clearly stated. The controller design 
principles are discussed and the essential control-to-output transfer functions of buck 
converter operating either in CICM or DICM with VMC and PCMC are derived in order to 
analyze the system and to meet the control objectives. The cascaded controller 
implementation results in excellent performance both in small and large signal sense, and it is 
proven by experiment that both controllers can ensure the robust output and achieve the 
output characteristic of a Telecom power supply. 
[P6] This paper is a fuzzy-logic application to regulate a voltage-controlled DC/DC 
converter against variations in output load improving the system stability and dynamic 
performance. The fuzzy-logic technique is also used to achieve the optimal output 
characteristic of a Telecom power system that operates in three modes. The definition and the 
function of output characteristic including the stability constraints are based on the operation 
modes. The goals of control design are to achieve robust output voltage and to ensure 
overload protection. The fuzzy controllers for voltage-loop and current-loop are designed 
based on a criterion that guarantees good dynamic performance and robustness. The tuning 
procedure is simple and easy to follow and apply. A design example of a buck converter is 
used to demonstrate the fuzzy-logic control system design. The results are satisfactorily good 
and highly promising when compared to the results of digital control design presented in 
(Gadoura, et al., 1999a).  
[P7] The current-mode-controlled buck converter model is presented and the control 
current-to-output voltage transfer function, which is based of the inductor current waveform, 
is obtained because it will be used in derivation of internal-model control transfer functions. 
The principles of internal-model control (IMC) are given in the beginning. The procedure to 
design an IMC-based controller for current-mode-controlled buck converter is given in 
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details and the simulation results show good rejection capability against step-load changes. 
The IMC-based controller has one tuning parameter that is used to enhance the dynamic 
performance of the system.  Afterward, it has been noticed that the behavior of the inductor 
current must be as shown in Fig. 2.2, as shown also in (Schultz, 1993) and (Suntio, 2002). 
The transfer functions of current-mode-controlled DC/DC buck converter that are derived in 
[P7] are based on the inductor current waveform of Fig. (2) in [P7].  
[P8] The application of internal model control to regulate boost and buck-boost converters 
improving their stability properties is presented in this paper. The H∞ optimal control is used 
to find a proper solution to design a filter in order to achieve robust stability and robust 
performance. The transfer functions of voltage-controlled boost and buck-boost converters 
are derived that are used in our analysis and control design. The model uncertainty is 
obtained by taking an upper bound of the relative errors that are produced by comparing the 
perturbed models with the nominal model. The performance objectives in addition to RS and 
RP are set point tracking, disturbance rejection, and suppression of measurement noise. The 
IMC-based controller is introduced and analyzed using the H∞ optimal control design. 
Design examples show that the IMC design achieves all performance objectives. 
 
6.2 Concluding Remarks 
 
A typical Telecom power supply in parallel configuration is introduced to study the operation 
modes of the system. The constant-power nature of a Telecom system and the necessity of 
cost-effective design stipulate the use of special output characteristic. This characteristic 
specifies the operation modes of the system as presented in (Gadoura, et al., 1999a). Three 
operation modes are recommended to achieve regulated output voltage and overload 
protection. The first mode is the constant-voltage mode, which is achieved by voltage 
controller. The second and third modes are the constant-power and constant-current modes, 
which are achieved by an overload controller. The nonlinearity of the modified-constant-
power mode operation raises some difficulties in control design of the system. The fuzzy 
controllers are proposed for both loops: PID FLC for voltage-loop and PI FLC for current-
loop. The fuzzy-logic controllers are designed in a simple way but with special structures. 
Although the analog control system based on cascaded approach is well proven in practice 
and shows excellent performance, the fuzzy-logic solution gives the same performance as 
analog design and has an advantage in DSP implementation. The practical analogue constant-
voltage controller and overload protection controller are designed and it is experimentally 
proven that they ensure the stability and proper dynamics of operation. In addition, the 
simulation results show the potentialities of fuzzy-logic approach. 
Also the IMC scheme is applied to regulate voltage-controlled-buck converter in order to 
achieve robust output voltage. The IMC structure has been obtained using the control-to-
output transfer function, which is derived by using ac small-signal model. The filter 
parameter is tuned to improve the dynamic performance of the system that can be selected 
according to the bandwidth of the closed-loop response. The IMC leads to a controller with a 
simple structure. In designing the IMC controller for voltage-controlled boost and buck-boost 
converters, the tuning of a single parameter has been selected by solving H∞ optimal control 
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criterion. The bandwidths are restricted due to their RHP-zeros. The stability properties have 
been clearly improved in terms of PM and GM. From the simulation results, it can be seen 
that the use of IMC controller provides good tracking performance and disturbance rejection 
capability. Also it provides robust stability and robust performance in the presence of 
uncertainties. 
In parallel-connected configuration, the system of two-buck converters operating in CICM 
is considered in this thesis. However, the model is quite flexible to include n-buck converters 
connected in parallel. Also the same procedure can be followed to derive models of paralleled 
boost or buck-boost converters. The state-space representation of paralleled buck converters 
operating in CICM with VMC has been presented and analyzed. By defining the control 
constraint of PCMC, a new state-space representation of paralleled buck converters operating 
in CICM with PCMC is obtained. By presenting the system in state-space form, the system 
can be analyzed easily, i.e., controllability, observability, etc. The uncertainties for both plant 
and disturbance models are attained by determining the upper boundary of the relative errors 
that are produced by comparing every member of the perturbed model set to the nominal 
model. Whether the unstructured or structured uncertainty is used, the uncertainty model is 
only represented by the parameter variations of the system. The unstructured uncertainty has 
been represented using the multiplicative-input uncertainty that leads to better results than 
others, e.g., the additive uncertainty, the multiplicative-output uncertainty, etc. On the other 
hand, the structured uncertainty is modeled by comparing the most worst-case perturbed 
model to the nominal model. The worst-case can be defined as the perturbed model that 
produces the largest peak of the relative errors when comparing to the nominal model. These 
can clearly been seen in the graphical representations of the uncertainty. The H∞ controller is 
designed in order to achieve robust stability and robust performance. Also the H∞ LSD 
controller is designed based on McFarlane-Glover method presented in (McFarlane and 
Glover, 1989). The RS and RP are achieved when the two-paralleled-buck converters are in 
PCMC. However they are not ensured with VMC because of the extreme resonant peaks that 
cannot be treated. The simulation results demonstrate the effectiveness of H∞ controller and 
H∞ LSD controller that provide robust stability and robust performance and show good 
tracking performance and disturbance rejection capability in the presence of uncertainties. 
A procedure to split the system of paralleled DC/DC converters into two subsystems, 
voltage-loop and current-loop is proposed and studied in order to reduce the controller order 
when synthesizing and to match the practical proven method of tuning the controllers. The 
voltage-loop consists of n subsystems that help to design each one separately. The PID 
controllers are designed to regulate the voltage-loop and to achieve the robust performance 
and robust stability in the presence of the uncertainty. The MIMO PI controller is designed to 
regulate the current-loop of the system where the outputs are injected into their voltage-loops. 
The decentralized MIMO PI controller is succeeded to achieve the robust performance and 
robust stability of the current-loop. The overall system has good rejection ability of line and 
load disturbances with zero steady-state error, small peaks, and fast recovery time. This 
procedure can be used to design the H∞ controllers for both loops. However the uncertainty 
models for voltage-loop have larger peaks that make the controller synthesis very difficult, if 
possible.  
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According to the simulation results of the output voltages and currents, the PI/PID 
controllers give the best results comparing with other techniques. However, the description of 
the uncertainty that is used in order to design robust PI/PID controllers is less conservative 
than others. The better results are, therefore, expected.  
 
6.3 Author’s Contribution 
 
This work is actually an extended version of previous work reported in (Gadoura, 1999). The 
main contribution in this thesis can be summarized in the following points: 
 The fuzzy-logic controllers that are used to ensure a robust output and to achieve an 
output characteristic of a Telecom power supply are successfully implemented and tested. 
 A novel application of IMC to DC/DC converters is presented and examined for basic 
converters: buck, boost, buck-boost. The simulation results show the suitability of IMC to 
power converters. 
 The state-space representation of paralleled DC/DC converters operating in CICM is 
derived for VMC and PCMC configurations. The analysis and control design are quite 
straightforward utilizing available techniques for state-space model. Also the interactions 
are treated in proper way. 
 The H∞ and H∞ loop-shaping control are effectively applied to paralleled DC/DC 
converters. The uncertainty representation plays the main key point in designing the 
robust controllers. By analyzing the uncertainty models, some constraints in designing 
and controlling of power converters are raised. 
 
6.4 Future Trends 
 
More research work should be done in modeling and control design of paralleled DC/DC 
converters. In modeling, the input filter should be included due to its effect on the stability 
properties of the system as proven in (Suntio, et al., 2000a) and (Suntio, et al., 2002). In 
control design, the non-conservative robust control should be applied in order to achieve 
better dynamic performance than conservative control presented in this thesis. Also the 
decentralized controller is only used in practice where each module has its own control circuit 
increasing the system’s reliability. The decentralized H∞ control should be utilized and 
applied. It should also be compared with the existing controllers that are presented in [P1] 
and used in reality. 
Due to DSP implementation, the sampled-data version of robust controller should be 
designed. Also the model reduction that is used in [P3] to reduce the controller’s order should 
be studied in order to reduce the order of closed-loop system maintaining the robustness 
issues.  
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Appendix A 
 
Multiplicative Uncertainty Model Procedure 
  
Consider a finite dimensional linear time-invariant system (FDLTI) modeled by the state-
space representation 
 
( ) ( ) ( )
( ) ( ) ( )
x A x B c
y C x D c
t t t
t t t
= +
= +

        (A1) 
 
where ( )x nt ∈R , ( )c mt ∈R , and ( )y pt ∈R . The corresponding transfer matrix from c(t) to 
y(t) is defined by using Laplace transformation as 
 
( ) ( ) ( )y G cs s s=          (A2) 
 
where ( ) 1( )G D C I A Bs s −= + −  and x(0) = [0]. Also the transfer matrix can be put in the 
following notation:  
 
( ) :
A B
G C Ds
 
=   
          (A3) 
 
The inverse of transfer matrix G(s) can be derived by using the well-known matrix inversion 
lemma, i.e., ( ) ( ) 11 1 1 1 1 11 2 3 4 1 1 2 4 1 2 3 4 1A A A A A A A A A A A A A−− − − − − −+ = − + . 
 
( )
( )( )
11 1 1 1 1
11 1 1 1
( )G D D C BD C I A BD
D D C I A BD C BD
s s
s
−
− − − − −
−
− − − −
= − + −
= − − −
     (A4) 
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1 1
1
1 1( ) :
A BD C BD
G
D C D
s
− −
−
− −
 − −
=    
       (A5)  
 
Also the equation (A5) has been presented in (Zhou and Doyle, 1998). If D is not a squared 
matrix, the pseudo-inverse is used to obtain D-1.  
 
Remark 1: If the system is strictly proper, i.e., D = [0], the state-space representation of its 
inverse cannot be realized. To overcome this problem, the output equation should be 
differentiated, i.e., an extra pole should be added to the inverse of the system that will be 
proper, then the state-space representation is realized. 
 
( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ( )
x A x B c
y C x y C x CA x CB c
t t t
t t t t t t
= +
= ⇒ = = +

      (A6) 
 
The transfer matrix can be written as  
 
( ) 1( )G CB CA I A Bs s −= + −          (A7) 
 
( ) :
A B
G CA CBs
 
=   
           (A8) 
 
Once more, by using the matrix inversion lemma, the inverse of transfer matrix ( )G s  can be 
obtained as: 
 
( ) ( ) ( )( ) ( )
( ) ( ) ( )( )( ) ( )
11 1 1 11
11 1 1 1
( )G CB CB CA B CB CA I A B CB
CB CB CA I A B CB CA B CB
s s
s
−
− − − −
−
−
− − − −
= − + −
= − − −

   (A9) 
 
( ) ( )
( ) ( )
1 1
1
1 1( ) :
A B CB CA B CB
G
CB CA CB
s
− −
−
− −
 
− − =   
       (A10) 
 
Also note that if CB is not a squared matrix, the pseudo-inverse is used to obtain (CB)-1.  
 
Remark 2: According to Remark 1, the multiplicative-input uncertainty can be derived by 
defining the upper boundary of all possible relative errors between the perturbed plant Gp(s) 
and the nominal model G(s), which is used to model uncertainty presented in [P2-P4,P8]. 
 
1
p i( ) ( ) ( ) ( )G G G ws s s s
−
∞
 − ≤         (A11) 
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Since 1G−  is not realized, 1G−  should be used instead. However, pG  should be used as well. 
 
p p
p
p p p p
( ) :
A B
G C A C Bs
 
=   
         (A12) 
 
which leads to conclude that 
 
1 1
p p( ) ( ) ( ) ( ) ( ) ( )G G G G G Gs s s s s s
− −   − = −          (A13) 
 
Note that it is also the same for multiplicative-output uncertainty. 
 
1 1
p p( ) ( ) ( ) ( ) ( ) ( )G G G G G Gs s s s s s
− −   − = −          (A14) 
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Appendix B 
 
MATLAB™/SIMULINK™ Simulation Setup 
 
 B.1 How to Model Uncertainty? 
 
In order to model uncertainty, we have implemented the state-space model with nominal 
parameters that is used to express the transfer matrices of the system. All possible perturbed 
models have been generated by constructing number of inner loops that depend on number of 
uncertain components. For each loop, the H∞ norm of the relative errors is plotted. In 
modeling of unstructured uncertainty, we have to obtain the transfer function of an upper 
bound of the relative errors’ plots, e.g., as shown in Fig. 5.16, which is implemented into Fig. 
2.5 as a diagonal matrix as a multiplicative-input uncertainty. In modeling of structure 
uncertainty, we have to obtain the state-space representation of worst-case, if we admit that 
the worst-case that gives the largest peak in the relative errors’ plots. Then, the perturbed 
model will be compared with the nominal model to derive the uncertainty model.   
 
B.1.1 Single-Loop Approach 
 
1 % 1.Consider two-buck converters connected in parallel and feeding
2 % common load, which is here a resistive load. However, in reality,
3 % a Telecom load is a constant-power load due to its nature.
4 % 2.This code will generate 2^11=2048 perturbed model that can be
5 % compared to the nominal model in order to model the uncertainty.
6 % 3.We assume that the system operates in CICM with VMC, however, the
7 % code is applicable to the system with PCMC as well.
8 %
9 R_L=11; %The resistive load
10 r_L=20e-3; %A cable resistance from bus-bar to load
11 Ts=1/100e3; %The switching time interval
12 Vref=54; %The reference voltage
13 %
14 % The parameters of first module
15 %
16 L1=100e-6;
17 C1=1000e-6;
Appendix B                                              MATLAB™/SIMULINK™ Simulation Setup 
 A5 
18 rC1=50e-3;
19 rL1=15e-3;
20 Vin1=140;
21 D1=Vref/Vin1;
22 r1=20e-3;
23 rp1=10e-3;
24 %
25 % The parameters of second module
26 %
27 L2=100e-6;
28 C2=1000e-6;
29 rC2=50e-3;
30 rL2=15e-3;
31 Vin2=140;
32 D2=Vref/Vin2;
33 r2=20e-3;
34 rp2=10e-3;
35 %
36 % Generate the “M” matrices of nominal model that are presented in
37 % Chapter 2
38 %
39 Mp=[R_L+r_L+rp1 R_L+r_L;R_L+r_L R_L+r_L+rp2];
40 Mvc_1=diag([C1*(rC1+r1),C2*(rC2+r2)])+Mp*diag([C1,C2]);
41 Mr=[R_L R_L]';
42 Mvc=inv(Mvc_1);
43 Mic=Mvc*Mp+Mvc*diag([r1,r2]);
44 Mgc=Mvc*Mr;
45 Min=diag([1/L1,1/L2]);
46 Min_D=Min*diag([D1,D2]);
47 Min_V=Min*diag([Vin1,Vin2]);
48 Mil=diag([rL1/L1,rL2/L2])+diag([rC1*C1/L1,rC2*C2/L2])*Mic;
49 Mvl=Min-diag([rC1*C1/L1,rC2*C2/L2])*Mvc;
50 Mgl=diag([rC1*C1/L1,rC2*C2/L2])*Mgc;
51 Mii=eye(2)-diag([C1,C2])*Mic;
52 Mvi=diag([C1,C2])*Mvc;
53 Mig=diag([C1,C2])*Mgc;
54 %
55 % The feedback voltage (v_j)
56 %
57 Miv=diag([rC1,rC2])-diag([rC1,rC2])*Mii;
58 Mvv=eye(2)-diag([rC1,rC2])*Mvi;
59 Mvg=-diag([rC1,rC2])*Mig;
60 %
61 % The state-space representation of nominal model
62 %
63 A=[-Mil -Mvl;Mic -Mvc];
64 B=[Min_V;zeros(2)];
65 E=[Min_D Mgl;zeros(2) -Mgc];
66 C=[Miv Mvv;Mii Mvi];
67 F=[zeros(2) Mvg;zeros(2) Mig];
68 %
69 % The transfer matrices
70 %
71 Gp=pck(A,B,C*A,C*B);
72 Gd=pck(A,E,C,F);
73 %
74 % The inverse transfer matrices
75 %
76 CB_inv=pinv(C*B);
77 Gp_inv=pck(A-B*CB_inv*C*A,-B*CB_inv,CB_inv*C*A,CB_inv);
78 F_inv=pinv(F);
79 Gd_inv=pck(A-E*F_inv*C,-E*F_inv,F_inv*C,F_inv);
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80 %
81 omega=logspace(-2,6,200);
82 figure(1)
83 hold
84 figure(2)
85 hold
86 %
87 % A Telecom load changed from 10% to 90% of full load (P_out_max =
88 % 500W). As a resistive load, which is proposed for simulation, 10% of
89 % P_out_max leads to R_L = 58ohms and 90% of P_out_max leads to R_L =
90 % 6.5ohms
91 %
92 for Q_R_L = [6.5 58];
93 R_L=Q_R_L;
94 for Q_L1 = [-0.1 0.1]
95 L1=100e-6;
96 L1=L1*(1+Q_L1);
97 for Q_C1 = [-0.2 0.1]
98 C1=1000e-6;
99 C1=C1*(1+Q_C1);
100 for Q_esr1 = [-0.5 0.5]
101 rC1=50e-3;
102 rL1=15e-3;
103 rL1=rL1*(1+Q_esr1);
104 rC1=rC1*(1+Q_esr1);
105 for Q_Vin1 = [-20 20]
106 Vin1=140;
107 Vin1=Vin1+Q_Vin1;
108 D1=Vref/Vin1;
109 for Q_r1 = [-0.25 0.25]
110 r1=20e-3;
111 rp1=10e-3;
112 r1=r1*(1+Q_r1);
113 rp1=rp1*(1+Q_r1);
114 for Q_L2 = [-0.1 0.1]
115 L2=100e-6;
116 L2=L2*(1+Q_L2);
117 for Q_C2 = [-0.2 0.2]
118 C2=1000e-6;
119 C2=C2*(1+Q_C2);
120 for Q_esr2 = [-0.5 0.5]
121 rC2=50e-3;
122 rL2=15e-3;
123 rL2=rL2*(1+Q_esr2);
124 rC2=rC2*(1+Q_esr2);
125 for Q_Vin2 = [-20 20]
126 Vin2=140;
127 Vin2=Vin2+Q_Vin2;
128 D2=Vref/Vin2;
129 for Q_r2 = [-0.25 0.25]
130 r2=20e-3;
131 rp2=10e-3;
132 r2=r2*(1+Q_r2);
133 rp2=rp2*(1+Q_r2);
134 %
135 % Generate the “M” matrices of
136 % perturbed model
137 %
138 Mp=[R_L+r_L+rp1 R_L+r_L;R_L+r_L
139 R_L+r_L+rp2];
140 Mvc_1=diag([C1*(rC1+r1),C2*(rC2+r2)])
141 +Mp*diag([C1,C2]);
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142 Mr=[R_L R_L]';
143 Mvc=inv(Mvc_1);
144 Mic=Mvc*Mp+Mvc*diag([r1,r2]);
145 Mgc=Mvc*Mr;
146 Min=diag([1/L1,1/L2]);
147 Min_D=Min*diag([D1,D2]);
148 Min_V=Min*diag([Vin1,Vin2]);
149 Mil=diag([rL1/L1,rL2/L2])
150 +diag([rC1*C1/L 1,rC2*C2/L2])*Mic;
151 Mvl=Min-diag([rC1*C1/L1,rC2*C2/L2])
152 *Mvc;
153 Mgl=diag([rC1*C1/L1,rC2*C2/L2])*Mgc;
154 Mii=eye(2)-diag([C1,C2])*Mic;
155 Mvi=diag([C1,C2])*Mvc;
156 Mig=diag([C1,C2])*Mgc;
157 %
158 % The feedback voltage (v_j)
159 %
160 Miv=diag([rC1,rC2])
161 -diag([rC1,rC2])*Mii;
162 Mvv=eye(2)-diag([rC1,rC2])*Mvi;
163 Mvg=-diag([rC1,rC2])*Mig;
164 %
165 % The state-space representation of
166 % perturbed model
167 %
168 A_1=[-Mil -Mvl;Mic -Mvc];
169 B_1=[Min_V;zeros(2)];
170 E_1=[Min_D Mgl;zeros(2) -Mgc];
171 C_1=[Miv Mvv;Mii Mvi];
172 F_1=[zeros(2) Mvg;zeros(2) Mig];
173 %
174 % The transfer matrices and their
175 % inverses of perturbed model
176 %
177 Gpp=pck(A_1,B_1,C_1*A_1,C_1*B_1);
178 figure(1)
179 GGp=mmult(Gp_inv,msub(Gpp,Gp));
180 GGp_frq=frsp(GGp,omega);
181 vplot('liv,m',vnorm(GGp_frq));
182 %
183 Gdd=pck(A_1,E_1,C_1,F_1);
184 figure(2)
185 GGd=mmult(Gd_inv,msub(Gdd,Gd));
186 GGd_frq=frsp(GGd,omega);
187 vplot('liv,m',vnorm(GGd_frq));
188 end;
189 end;
190 end;
191 end;
192 end;
193 end;
194 end;
195 end;
196 end;
197 end;
198 end;
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B.1.2 Two-Loop Approach 
 
The uncertainty model can be obtained by using the same Matlab™-code that is used in 
previous section with some changes: use code (a) instead of lines (69-79) and use code (b) 
instead of lines (174-187). 
 
1 % Code (a)
2 % Partition the plant model Gp = [Gpv | Gpi]'
3 % Partition the disturbance model Gd = [Gdv | Gdi]'
4 %
5 Gp=pck(A,B,C*A,C*B);
6 Gpv=sel(Gp,1:2,:);
7 [a_pv,b_pv,c_pv,d_pv]=unpck(Gpv);
8 Gpi=sel(Gp,3:4,:);
9 [a_pi,b_pi,c_pi,d_pi]=unpck(Gpi);
10 %
11 Gpv_inv=minv(Gpv);
12 Gpi_inv=minv(Gpi);
13 %
14 Gd=pck(A,E,C,F);
15 Gdv=sel(Gd,1:2,:);
16 [a_dv,b_dv,c_dv,d_dv]=unpck(Gdv);
17 Gdi=sel(Gd,3:4,:);
18 [a_di,b_di,c_di,d_di]=unpck(Gdi);
19 %
20 d_dv_inv=pinv(d_dv);
21 Gdv_inv=pck(a_dv-b_dv*d_dv_inv*c_dv,
22 -b_dv*d_dv_inv,d_dv_inv*c_dv,d_dv_inv);
23 d_di_inv=pinv(d_di);
24 Gdi_inv=pck(a_di-b_di*d_di_inv*c_di,
25 -b_di*d_di_inv,d_di_inv*c_di,d_di_inv);
1 % Code (b)
2 % The transfer matrices and their
3 % inverses of perturbed model
4 %
5 Gpp=pck(A_1,B_1,C_1*A_1,C_1*B_1);
6 Gppv=sel(Gpp,1:2,:);
7 Gppi=sel(Gpp,3:4,:);
8 figure(1)
9 GGpv=mmult(Gpv_inv,msub(Gppv,Gpv));
10 GGpv_frq=frsp(GGpv,omega);
11 vplot('liv,m',vnorm(GGpv_frq));
12 figure(2)
13 GGpi=mmult(Gpi_inv,msub(Gppi,Gpi));
14 GGpi_frq=frsp(GGpi,omega);
15 vplot('liv,m',vnorm(GGpi_frq));
16 %
17 Gdd=pck(A_1,E_1,C_1,F_1);
18 Gddv=sel(Gdd,1:2,:);
19 Gddi=sel(Gdd,3:4,:);
20 figure(3)
21 GGdv=mmult(Gdv_inv,msub(Gddv,Gdv));
22 GGdv_frq=frsp(GGdv,omega);
23 vplot('liv,m',vnorm(GGdv_frq));
24 figure(4)
25 GGdi=mmult(Gdi_inv,msub(Gddi,Gdi));
26 vplot('liv,m',vnorm(GGdi_frq));
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B.2 How to Create the Interconnection Structure? 
 
The system that is to be controlled, commonly referred to as the plant, may itself be the result 
of interconnecting various sorts of subsystems in series, in parallel, and in feedback. In 
addition, the plant is interfaced with sensors, actuators, and control system. Our model for the 
overall system represents all of these components in nominal form and will include 
components introduced to represent uncertainties. Simulink model, as shown in Fig. B.1, is 
used to present the interconnection model of the system. The Matlab files are used to derive 
the sate-space representation of the interconnection model. 
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Fig. B.1 – The interconnection model P of Fig. 3.7(a). The state-space representation is 
derived using “linmod” command of Matlab. 
 
B.2.1 Single-Loop Approach 
 
1 Gp=pck(A,B,C,D); %The nominal plant model
2 Gd=pck(A,E,C,F); %The nominal disturbance model
3 %
4 % The uncertainty weights of plant model ‘Wip’ and of disturbance
5 % model ‘Wid’
6 %
7 wip=nd2sys([1 1e4 1e8],[1 5463 2.9e7],0.97);
8 Wip=daug(wip,wip);
9 [Aip,Bip,Cip,Dip]=unpck(Wip);
10 %
11 wid=nd2sys([1 3.36e4 9.93e8],[1 6894 4.02e7],0.0068);
12 Wid=daug(wid,wid,wid);
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13 [Aid,Bid,Cid,Did]=unpck(Wid);
14 %
15 % Perturbed models
16 %
17 Gpp=mmult(Gp,madd(eye(2),Wip)); %The perturbed plant model
18 [App,Bpp,Cpp,Dpp]=unpck(Gpp);
19 %
20 Gdd=mmult(Gd,madd(eye(3),Wid)); %The perturbed disturbance model
21 [Add,Bdd,Cdd,Ddd]=unpck(Gdd);
22 %
23 % The performance weight matrix ‘Wp’
24 %
25 mp=2.5; ap=2e-1; wbp=1e3; np=1;
26 wpp1=nd2sys([1 wbp*(mp^(1/np))],[1 wbp*(ap^(1/np))],(1e-4/mp)^(1/np));
27 wp1=wpp1; %mmult(wpp1,wpp1,wpp1);
28 Wp=daug(wp1,wp1,wp1,wp1);
29 [Ap,Bp,Cp,Dp]=unpck(Wp);
30 %
31 %The noise weight matrix ‘Wn’
32 %
33 mn=0.9; an=10; wbn=1e3; nn=1;
34 wnn=nd2sys([1 wbn*(mn^(1/nn))],[1 wbn*(an^(1/nn))],(1/mn)^(1/nn));
35 wn=wnn; %mmult(wnn,wnn,wnn);
36 Wn=daug(wn,wn,wn,wn);
37 [An,Bn,Cn,Dn]=unpck(Wn);
38 %
39 %The control command weight matrix ‘Wu’
40 %
41 muu=0.9; au=2; wbu=1e5; nuu=1;
42 wuu=nd2sys([1 wbu*(muu^(1/nuu))],
43 [1 wbu*(au^(1/nuu))],(1/muu)^(1/nuu));
44 wu=wuu;%mmult(wuu,wuu,wuu);
45 Wu=daug(1,1); %daug(wu,wu);
46 [Au,Bu,Cu,Du]=unpck(Wu);
47 %
48 % Scaling matrices
49 %
50 Wr=daug(54,54); %The reference voltage scaling matrix
51 [Ar,Br,Cr,Dr]=unpck(Wr);
52 %
53 Wd=daug(20e-3,20e-3,5e-3); %The disturbance scaling matrix
54 [Ad,Bd,Cd,Dd]=unpck(Wd);
55 %
56 % The interconnection model ‘Gp_ic’
57 %
58 [Aic,Bic,Cic,Dic]=linmod('P_ic');
59 Gp_ic=pck(Aic,Bic,Cic,Dic);
 
B.2.2. Two-Loop Approach 
 
1 Gp=pck(A,B,C,D);
2 Gpv=sel(Gp,1:2,:); %The nominal plant model for VL
3 [a_pv,b_pv,c_pv,d_pv]=unpck(Gpv);
4 Gpi=sel(Gp,3:4,:); %The nominal disturbance model for VL
5 [a_pi,b_pi,c_pi,d_pi]=unpck(Gpi);
6 %
7 Gd=pck(A,E,C,F);
8 Gdv=sel(Gd,1:2,:); %The nominal plant model for CL
9 Gdv_hat=sbs(mscl(madd(sel(Gdv,:,1),sel(Gdv,:,2)),0.5),sel(Gdv,:,3));
10 [a_dv,b_dv,c_dv,d_dv]=unpck(Gdv);
11 Gdi=sel(Gd,3:4,:); %The nominal disturbance model for CL
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12 Gdi_hat=sbs(mscl(madd(sel(Gdi,:,1),sel(Gdi,:,2)),0.5),sel(Gdi,:,3));
13 [a_di,b_di,c_di,d_di]=unpck(Gdi);
14 %
60 % The uncertainty weights of plant model ‘Wipv’ and of disturbance
15 % model ‘Widv’ for VL
16 %
17 wipv=nd2sys([1 5163 5.9168e6],[1 1226 1.277e7],0.85632);
18 Wipv=daug(wipv,wipv);
19 [Aipv,Bipv,Cipv,Dipv]=unpck(Wipv);
20 %
21 widv=mmult(nd2sys([1 1.889e4],[1 139.1],0.49494),
22 nd2sys([1 2054 1.642e6],[1 1913 1.405e7],1));
23 Widv=daug(widv,widv,widv);
24 [Aidv,Bidv,Cidv,Didv]=unpck(Widv);
25 %
61 % The uncertainty weights of plant model ‘Wipi’ and of disturbance
26 % model ‘Widi’ for CL
27 %
28 wipi=nd2sys([1 4040 7.824e6],[1 1349 1.297e7],2.1054);
29 Wipi=daug(wipi,wipi);
30 [Aipi,Bipi,Cipi,Dipi]=unpck(Wipi);
31 %
32 widi=mmult(nd2sys([1 1339 1.148e6],[1 2771 6.303e6],0.017243),
33 nd2sys([1 2.073e4 1.285e8],[1 1818 1.329e7],1));
34 Widi=daug(widi,widi,widi);
35 [Aidi,Bidi,Cidi,Didi]=unpck(Widi);
36 %
37 % The performance weight matrix ‘Wpv’ for VL
38 %
39 mpv=1.2; apv=1e-3; wbpv=1e3; npv=1;
40 wppv1=nd2sys([1 wbpv*(mpv^(1/npv))],[1 wbpv*(apv^(1/npv))],
41 (1e-5/mpv)^(1/npv));
42 wpv1=wppv1;%mmult(wppv1,wppv1);
43 Wpv= daug(wpv1,wpv1);
44 [Apv,Bpv,Cpv,Dpv]=unpck(Wpv);
45 %
46 % The noise weight matrix ‘Wnv’ for VL
47 %
48 mnv=0.5; anv=1.1; wbnv=1e5; nnv=1;
49 wnnv=nd2sys([1 wbnv*(mnv^(1/nnv))],
50 [1 wbnv*(anv^(1/nnv))],(1/mnv)^(1/nnv));
51 wnv=wnnv;%mmult(wnnv,wnnv,wnnv);
52 Wnv=daug(wnv,wnv);
53 [Anv,Bnv,Cnv,Dnv]=unpck(Wnv);
54 %
55 % The performance weight matrix ‘Wni’ for CL
56 %
57 mpi=1.2; api=1e-3; wbpi=1e3; npi=1;
58 wppi1=nd2sys([1 wbpi*(mpi^(1/npi))],
59 [1 wbpi*(api^(1/npi))],(1/mpi)^(1/npi));
60 wpi1=wppi1; %mmult(wppi1,wppi1,wppi1);
61 Wpi= daug(wpi1,wpi1);
62 [Api,Bpi,Cpi,Dpi]=unpck(Wpi);
63 %
64 % The noise weight matrix ‘Wni’ for CL
65 %
66 mni=0.5; ani=1.1; wbni=1e5; nni=1;
67 wnni=nd2sys([1 wbni*(mni^(1/nni))],
68 [1 wbni*(ani^(1/nni))],(1/mni)^(1/nni));
69 wni=wnni;%mmult(wnni,wnni,wnni);
70 Wni=daug(wni,wni);
71 [Ani,Bni,Cni,Dni]=unpck(Wni);
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Fig. B.2 – The interconnection model Pu of Fig. 3.8(a) that is used to design a stabilizing 
controller of voltage-loop. 
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Fig. B.3 – The interconnection model P of Fig. 3.9(a) that is used to design a stabilizing 
controller of current-loop. 
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72 %
73 % The control command weight matrix ‘Wu’
74 %
75 muu=0.1; au=3; wbu=1e6; nuu=1;
76 wu=nd2sys([1 wbu*(muu^(1/nuu))],
77 [1 wbu*(au^(1/nuu))],(1/muu)^(1/nuu));
78 Wu=daug(wu,wu);
79 [Au,Bu,Cu,Du]=unpck(Wu);
80 %
81 % Scaling matrices
82 %
83 Wr=daug(54,54); %The reference voltage scaling matrix
84 [Ar,Br,Cr,Dr]=unpck(Wr);
85 %
86 Wd=daug(20e-3,20e-3,5e-3); %The disturbance scaling matrix
87 [Ad,Bd,Cd,Dd]=unpck(Wd);
88 %
89 % The interconnection model for VL ‘P_ic_VoltageLoop’
90 %
91 [Aicv,Bicv,Cicv,Dicv]=linmod('P_ic_VoltageLoop');
92 P_ic_VoltageLoop=pck(Aicv,Bicv,Cicv,Dicv);
93 %
94 % The interconnection model for CL ‘P_ic_CurrentLoop’
95 %
96 [Aici,Bici,Cici,Dici]=linmod('P_ic_CurrentLoop');
97 P_ic_CurrentLoop=pck(Aici,Bici,Cici,Dici);
 
 
B.3. H∞ Controller with µ Plots Evaluation 
 
The following Matlab™ files and Simulink™ models are used to design a stabilizing H∞ 
controller and to use µ-analysis to evaluate the control design. 
 
B.3.1. Single-Loop Approach 
 
1 [K_H_inf,CL_H_inf]=hinfsyn(Gp_ic,4,2,1,10,0.001,2);
2 omega=logspace(-4,8,100);
3 %
4 K_H_inf_fr=frsp(K_H_inf,omega); %The H_inf controller frq. resp.
5 figure(1)
6 vplot('bode',K_H_inf_fr);
7 %
8 CL_H_inf_fr=frsp(CL_H_inf,omega); %The closed-loop frq. resp.
9 figure(2)
10 vplot('liv,m',vsvd(CL_H_inf_fr));
11 %
12 % Examine the nominal performance NP and the robust stability RS
13 %
14 rs_H_inf=sel(CL_H_inf_fr,1:5,1:5); %For RS
15 np_H_inf=sel(CL_H_inf_fr,6:11,6:14); %For NP
16 figure(3)
17 vplot('liv,m',vnorm(rs_H_inf),vnorm(np_H_inf));
18 %
19 % Examine the robust performance RP
20 %
21 bnds_rp=mu(CL_H_inf_fr,[5 5;9 6]); %For RP
22 figure(4)
23 vplot('liv,m',bnds_rp);
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Fig. B.4 – The uncertain closed-loop system that is used to obtain the simulation results of 
single-loop approach. It is an implementation of Fig. 2.5 into Matlab/Simulink enviroment. 
 
B.3.2. Two-Loop Approach 
 
A. For Voltage-Loop 
 
1 % The interconnection model for VL ‘P_ic_VoltageLoop’
2 %
3 [Aicv,Bicv,Cicv,Dicv]=linmod('P_ic_VoLo');
4 G_ic_VoLo =pck(Aicv,Bicv,Cicv,Dicv);
5 %
6 % H_inf controller synthesis
7 %
8 [Kvd_H_inf,CLvd_H_inf]=hinfsyn(G_ic_VoLo,2,2,1,1000,0.001,2);
9 omega=logspace(-4,8,100);
10 Kvd_H_inf_fr=frsp(Kvd_H_inf,omega); %The H_inf controller frq. resp.
11 figure(1)
12 vplot('bode',Kvd_H_inf_fr);
13 %
14 CLvd_H_inf_fr=frsp(CLvd_H_inf,omega); %The closed-loop frq. resp.
15 figure(2)
16 vplot('liv,m',vsvd(CLvd_H_inf_fr));
17 %
18 % Examine the nominal performance NP and the robust stability RS
19 %
20 rsvd_H_inf=sel(CLvd_H_inf_fr,5,1:5); %For RS
21 npvd_H_inf=sel(CLvd_H_inf_fr,6:9,6:12); %For NP
22 figure(3)
23 vplot('liv,m',vnorm(rsvd_H_inf),vnorm(npvd_H_inf));
24 %
25 % Examine the robust performance RP
26 %
27 bnds_rpvd=mu(CLvd_H_inf_fr,[5 5;9 4]); %For RP
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u2
u1
v2
i_out2
i_out1
v1
[U]
[U]
ig_dis
[e_v]
[e_v]
x' = Ax+Bu
 y = Cx+Du
Wr
x' = Ax+Bu
 y = Cx+Du
Wpi
x' = Ax+Bu
 y = Cx+Du
Wnv
x' = Ax+Bu
 y = Cx+Du
Wni
x' = Ax+Bu
 y = Cx+Du
Wipv
x' = Ax+Bu
 y = Cx+Du
Wipi
x' = Ax+Bu
 y = Cx+Du
Widv
x' = Ax+Bu
 y = Cx+Du
Widi
x' = Ax+Bu
 y = Cx+Du
WdVin2_dis
Vin1_dis
54
Reference
0
Noise1
0
Noise
x' = Ax+Bu
 y = Cx+Du
Kv
x' = Ax+Bu
 y = Cx+Du
Ki
x' = Ax+Bu
 y = Cx+Du
Gpv
x' = Ax+Bu
 y = Cx+Du
Gpi
[e_i]
[U]
x' = Ax+Bu
 y = Cx+Du
Gdv
x' = Ax+Bu
 y = Cx+Du
Gdi
K*u
1/2
K*u
[e_i]
em
em
em
 
Fig. B.5 – The uncertain closed-loop system that is used to obtain the simulation results of 
two-loop approach. The multiplicative-input uncertainty is used. 
 
28 figure(4)
29 vplot('liv,m',bnds_rpvd);
 
B. For Current-Loop 
 
1 % The interconnection model for CL ‘P_ic_CurrentLoop’
2 %
3 [Aicvd,Bicvd,Cicvd,Dicvd]=linmod('P_ic_CurrentLoop ');
4 G_ic_CurrentLoop =pck(Aicvd,Bicvd,Cicvd,Dicvd);
5 %
6 % H_inf controller synthesis
7 %
8 [Kd_H_inf,CLd_H_inf]=hinfsyn(G_ic_CurrentLoop,2,2,1,10,0.001,2);
9 omega=logspace(-4,8,100);
10 Kd_H_inf_fr=frsp(Kd_H_inf,omega); %The H_inf controller frq. resp.
11 figure(1)
12 vplot('bode',Kd_H_inf_fr);
13 %
14 CLd_H_inf_fr=frsp(CLd_H_inf,omega); %The closed-loop frq. resp.
15 figure(2)
16 vplot('liv,m',vsvd(CLd_H_inf_fr));
17 %
18 % Examine the nominal performance NP and the robust stability RS
19 %
20 rsd_H_inf=sel(CLd_H_inf_fr,1:10,1:10); %For RS
21 npd_H_inf=sel(CLd_H_inf_fr,11:16,11:19); %For NP
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22 figure(3)
23 vplot('liv,m',vnorm(rsd_H_inf),vnorm(npd_H_inf));
24 %
25 % Examine the robust performance RP
26 %
27 bnds_rpd=mu(CLd_H_inf_fr,[10 10;9 6]); %For RP
28 figure(4)
29 vplot('liv,m',bnds_rpd);
 
 
B.4 H∞ LSD Controller with µ Plots Evaluation 
 
The following Matlab™ files and Simulink™ models are used to design the H∞ LSD 
controller and to use µ-analysis to evaluate the control design. 
 
i_out2
i_out1
v2
v1
ig_dis
x' = Ax+Bu
 y = Cx+Du
Wip
x' = Ax+Bu
 y = Cx+Du
Wid
Vin2_dis
Vin1_dis
54
Reference
x' = Ax+Bu
 y = Cx+Du
K
x' = Ax+Bu
 y = Cx+Du
Gp
x' = Ax+Bu
 y = Cx+Du
Gd
1/2
em
 
Fig. B.6 – The uncertain closed-loop system that is used to obtain the simulation results of 
H∞ LSD controller. The multiplicative-input uncertainty is used. 
 
i_out3
i_out
v3
vig_dis
x' = Ax+Bu
 y = Cx+Du
Wip
x' = Ax+Bu
 y = Cx+Du
Wid
x' = Ax+Bu
 y = Cx+Du
W1
Vin2_dis
Vin1_dis
54
Reference
K*u
K1(0) W2(0)
x' = Ax+Bu
 y = Cx+Du
K1
x' = Ax+Bu
 y = Cx+Du
Gp
x' = Ax+Bu
 y = Cx+Du
Gd
1/2
em
 
Fig. B.7 – The special arrangement of Fig B.6 that is used to reduce overshooting when 
designing the H∞ LSD controller.  
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1 omega=logspace(-2,8,100);
2 Gp_fr=frsp(Gp,omega); %The nominal plant freq. resp.
3 %
4 % The interconnection model ‘P_ic’ for loop-shaping design
5 %
6 [Aic,Bic,Cic,Dic]=linmod('P_ic');
7 G_ic=pck(Aic,Bic,Cic,Dic);
8 %
9 % Shaped plant by defining weihgts
10 % W_1= 0.3*[(s+10000)/s].*I2 and W_2 = I4
11 %
12 w_1=nd2sys([1 1e4],[1 0],0.3);
13 W_1=daug(w_1,w_1);
14 [aw1,bw1,cw1,dw1]=unpck(W_1);
15 W_2=daug(1,1,1,1);
16 Gps=sel(G_ic,12:15,15:16);
17 Gp_shaped=mmult(W_2,Gps,W_1); %The shaped nominal plant
18 Gp_shaped_fr=frsp(Gp_shaped,omega);
19 figure (1)
20 vplot('liv,lm',vsvd(Gp_fr),'-.',vsvd(Gp_shaped_fr),':');
21 %
22 % H_inf loopshaping controller
23 %
24 [K1,e_max]=ncfsyn(Gp_shaped,1);
25 display(['e_max = 'num2str(e_max)]);
26 [ak1,bk1,ck1,dk1]=unpck(K1);
27 K1_dcgain=dcgain(ss(ak1,bk1,ck1,dk1));
28 K=mmult(W_1,K1,W_2); %The shaped controller
29 figure (2)
30 K_frq=frsp(K,omega);
31 vplot('liv,lm',vsvd(K_frq));
32 [Ak,Bk,Ck,Dk]=unpck(K);
33 cl_hls=starp(G_ic,K,4,2);
34 %
35 % Examine the nominal performance NP and the robust stability RS
36 %
37 rs_hls=sel(cl_hls,1:5,1:5);
38 np_hls=sel(cl_hls,6:11,6:14);
39 rs_hls_fr=frsp(rs_hls,omega); %For RS
40 np_hls_fr=frsp(np_hls,omega); %For NP
41 figure(3)
42 vplot('liv,m',vnorm(np_hls_fr),':',vnorm(rs_hls_fr),'-.');
43 %
44 % Examine the robust performance RP
45 %
46 cl_hls_fr=frsp(cl_hls,omega);
47 bnds_rp=mu(cl_hls_fr,[5 5;9 6]); %For RP
48 figure(4)
49 vplot('liv,m',bnds_rp,':');
 
 
B.5 PID/PI Controllers With µ Plots Evaluation 
 
We have used the following Simulink models to design and analyze the control system. The 
Linear Analysis Tool, which is available when using Simulink, is used in analysis.  
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ig
54
V_ref
V_in2
V_in1
K*u
Reference voltage
scaling
Y_VL+N
R
U
PID controller 
Y_VL
Output voltages
1
s
For v_C
1
s
For i_L
tf([1e6],[1 1e6])*eye(n)
Filter
K*u
F_VLK*u
E_VL
K*u
Disturbance scaling
em
K*u
Delta_F_VL
K*u
Delta_E_VL
K*u
Delta_C_VL
K*u
Delta_B_VL
K*u
Delta_A_VL
K*u
C_VL
K*u
B_VL
K*u
A_VL
 
Fig. B.8 – The uncertain closed-loop system that is used to analyze and simulate the voltage-
loop. The additive uncertainty is used. 
 
ig
54
V_ref
V_in2
V_in1
K*u
Reference voltage
scaling
K*u
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1
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1
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F_CL
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Delta_F_CL
K*u
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Fig. B.9 – The uncertain closed-loop system that is used to design the MIMO PI controller of 
current-loop and to analyze the overall system. 
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Appendix C 
 
Glossary of Power Conversion Terms* 
 
BACKUP BATTERY. One stage of a Telecom power supply, which is in parallel with a 
Telecom load powering it when AC power from the mains fails. 
 
BANDWIDTH. A range of frequencies represents the highest frequency of disturbances at 
which there is enough overall gain to correct the error.  
 
BODE PLOT. A graphic plot of gain versus frequency for a control loop, typically used to 
verify control loop stability, including phase margin. 
 
BOOST CONVERTER. The step-up converter is another switching converter that has the 
same components as the buck converter, but this converter produces an output voltage greater 
than the source.  
 
BUCK CONVERTER. The step-down converter can also be called a switch mode regulator. 
It generates an output voltage, which is greater than the input voltage. 
 
BUCK-BOOST CONVERTER. The output voltage can be less than, or greater than the 
input voltage, however, the output polarity is opposite to the input polarity. 
 
CONSTANT CURRENT POWER SUPPLY. A power supply designed to regulate the 
output current for changes in line, load, ambient temperature, and drift resulting from time.  
 
CONSTANT VOLTAGE POWER SUPPLY. A power supply designed to regulate the 
output voltage for changes in line, load, ambient temperature, and drift resulting from time.  
 
 
*This Glossary is collected from the web site of Power-One, Inc., http://www.power-one.com. Also 
some of them are from (Krien, 1998).  
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CONTROL CIRCUIT. A circuit in a closed-loop system, typically containing an error 
amplifier, which controls the operation of the system to achieve regulation.  
 
CONVERTER. An electrical circuit, which accepts a DC, input and generates a DC output 
of a different voltage, usually achieved by high frequency switching action employing 
inductive and capacitive filter elements.  
 
CURRENT PROGRAMMED CONTROL. The converter output is controlled by inserting 
a feedback of inductor current into a control circuit. The transistor switches on and off by 
such that the peak inductor current follows the control input signal.  
  
CURRENT LIMITING. An overload protection circuit that limits the maximum output; 
current of a power supply in order to protect the load and/or the power supply.  
 
CURRENT MODE. A control method for switch-mode converters where the converter 
adjusts its regulating pulse width in response to measured inductor current and output 
voltage, using a dual loop control circuit.  
  
EFFICIENCY. The ratio of total output power to input power expressed as a percentage. 
Normally specified at full load and nominal input voltage.  
  
EMI. Abbreviation for Electromagnetic Interference, which is the generation of unwanted 
noise during the operation of a power supply or other electrical or electronic equipment.  
 
ESR. Equivalent Series Resistance. The value of resistance in series with an ideal capacitor, 
which duplicates the performance characteristics of a real capacitor.  
 
FET. Field Effect Transistor, a majority carrier voltage controlled transistor.  
 
FILTER. A frequency-sensitive network that attenuates unwanted noise and ripple 
components of a rectified output. 
  
GAIN MARGIN. The inverse of the open loop gain magnitude at the frequency where the 
phase angle is 180o.  
  
 GROUND. An electrical connection to earth or some other conductor that is connected to 
earth. Sometimes the term "ground" is used in place of "common," but such usage is not 
correct unless the connection is also connected to earth.  
  
INPUT FILTER. An internally or externally mounted low-pass or band-reject filter at the 
power supply input which reduces the noise fed into the power supply.  
  
ISOLATION. Two circuits that are completely electrically separated with respect to DC 
potentials, and almost always also AC potentials. In power supplies, it is defined as the 
electrical separation of the input and output via the transformer.  
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 LINE REGULATION. The change in output voltage when the AC input voltage is changed 
from minimum to maximum specified. It is usually a small value, and may be near zero with 
current mode control.  
  
LOAD REGULATION. The change in output voltage when the load on the output is 
changed.  
  
STABILITY. A system is said to be stable if it returns to the original operating conditions 
after being disturbed or altered.  
 
MAINS. The utility AC power distribution wires.  
  
MAXIMUM OUTPUT POWER. The absolute maximum output power that a power supply 
can produce without immediate damage.  
 
MINIMUM LOAD. The minimum load current/power that must be drawn from the power 
supply in order for the supply to meet its performance specifications. Less frequently, a 
minimum load is required to prevent the power from failing.  
  
OUTPUT IMPEDANCE. The ratio of change in output voltage to change in load current.  
 
OUTPUT NOISE. The AC component that may be present on the DC output of a power 
supply. Switch-mode power supply output noise has two components: a lower frequency 
component at the switching frequency of the converter and a high frequency component due 
to fast edges of the converter switching transitions. 
 
OVERLOAD PROTECTION. A power supply protection circuit that limits the output 
current under overload conditions.  
 
OVERSHOOT. A transient output voltage change, which exceeds the high limit of the 
voltage accuracy specification and is caused by turning the power supply on or off, or 
abruptly changing line or load conditions.  
  
PARALLEL OPERATION. Connecting the outputs of two or more power supplies with the 
same output voltage for the purpose of obtaining a higher output current. This requires power 
supplies specially designed for load sharing.  
 
PHASE MARGIN. The difference angle 180o - ϕ, where ϕ is the phase of the transfer 
function at the crossover frequency. 
 
POWER FACTOR. The ratio of true power to apparent power in an AC circuit. In power 
conversion technology, power factor is used in conjunction with describing the AC input 
current to the power supply.  
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POWER FAIL. A power supply interface signal, which gives a warning that the input 
voltage will no longer sustain full power, regulated output.  
  
PULSE WIDTH MODULATION. A switching power conversion technique where the 
width of a duty cycles is modulated to control power transfer for regulating power supply 
outputs.  
  
RECTIFIER. An electrical circuit, which accepts an AC input and generates a DC output 
voltage, usually achieved by employing diode elements. 
 
REFLECTED RIPPLE CURRENT. The RMS or peak-to-peak AC current present at the 
input of the power supply, which is a result of the switching frequency of the converter.  
 
REGULATION. The ability of a power supply to maintain an output voltage within a 
specified tolerance as referenced to changing conditions of input voltage and/or load.  
  
RIPPLE AND NOISE. The amplitude of the AC component on the DC output of a power 
supply usually expressed in millivolts peak-to-peak. For a switching power supply, it is 
usually the switching frequency of the converter stage.  
  
SWITCHING FREQUENCY. The rate at which the DC voltage is switched on and off 
during the pulse width modulation process in a switching power supply.  
  
TOPOLOGY. The design type of a converter, indicative of the configuration of switching 
transistors, utilization of the transformer, and type of filtering. Examples of topologies are the 
buck, Boost, and Buck-Boost.  
 
TRANSIENT RECOVERY TIME. The time required for an output voltage to be within 
specified accuracy limits after a step change in line or load conditions.  
  
UNDERSHOOT. A transient output voltage change, which does not meet the low limit of 
the voltage accuracy specification and is caused by turning the power supply on or off, or 
abruptly changing line or load conditions.  
 
UPS. A power supply, which continues to supply power during a loss of input power. Two 
types are the stand-alone UPS, which is located external to the equipment being powered, and 
the battery back-up power supply, which is embedded in the equipment being powered.  
  
VOLTAGE MODE. A method of closed loop control of a switching converter where the 
pulse width is varied in response to changes in the output voltage to regulate the output. 
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